Specifying & Verifying Non-Volatile Memory

Azalea Raad

Max Planck Institute for Software Systems (MPI-SWS)








What is Non-Volatile Memory (NVM)?

Computer Storage




✓ fastX volatile





X slow √ persistent

What is Non-Volatile Memory (NVM)?



NVM: Hybrid Storage + Memory

Best of both worlds:

- ✓ *persistent* (like HDD)
- √ fast, random access (like RAM)

Why NVM Now?

Persistent

✓ Higher capacity (than RAM)

√ Green

32x capacity for 3x power consumption


✓ Low latency — no intermediaries

- no OS/FS intermediaries
- no paging, no context switching, no interrupts, no kernel code
- short instruction path

Many applications

- fast in-memory databases
- ► file systems

► ...




INTEL® OPTANETM TECHNOLOGY








Q: Why *Formal* NVM Semantics?




A: Program Verification

Q: Why *Formal* NVM Semantics?



Formal Semantic Models



Weak Memory Consistency (WMC)

No total execution order (*to*) \Rightarrow

weak behaviour absent under SC, caused by:

• <u>software</u>

instruction *reordering* by compiler




• <u>hardware</u>

write propagation across cache hierarchy




Weak Memory Consistency (WMC)


No total execution order (*to*) \Rightarrow



Formal Semantic Models




What Can Go Wrong?



!! Execution continues *ahead of persistence*

- asynchronous persists

What Can Go Wrong?



- I Execution continues ahead of persistence — asynchronous persists
- !! Writes may persist out of order
 - *relaxed* persists

What Can Go Wrong?

Consistency Model

the *order* in which writes are *made visible* to other threads

Persistency Model


the **order** in which writes are **persisted** to NVM

// x


!! F

NVM Semantics Consistency + Persistency Model


Formal Concurrency Models



Formal Concurrency Models




Challenge #1: Relaxed Persists



!! out of order persists


Persist Barriers



!! out of order persists


- persist barriers
 - e.g. **SFENCE** on Intel **DSB**_{full} on ARM

Challenge #2: Asynchronous Persists



!! Execution continues *ahead of persistence*

Explicit Persists



!! Execution continues *ahead of persistence*

- persist instructions
- e.g. CLWB/CLFLUSHOPT/CLFLUSH on Intel (per <u>cache line</u>) DC-CVAP on ARM (per <u>cache line</u>) psync under epoch persistency (<u>global</u>)


Here's Some Maths!

ARM Persistence Semantics

- together w. ARM UK
- declarative specification
- discovered ambiguities in manual

Intel Persistence Semantics

- Together w. Intel US
- declarative specification
- operational specification
- equivalence theorem
- discovered ambiguities in manual



Here's Some Maths!

		s: Prog $\xrightarrow{\text{IID:LABP}_{x86} \cup \{\epsilon\}}$ Prog
ARM Persis	Problem	$ \frac{\overline{\tau:\epsilon}}{\longrightarrow} C[v/a] (T-LET2) $ $ \frac{=C_1 v=0 \Rightarrow C=C_2}{\mathbf{n} C_1 \text{ else } C_2 \xrightarrow{\tau:\epsilon} C} (T-IF2) $
 together w declarative discovered 	<i>counter-intuitive</i> semantics <i>low-level</i> hardware details	n C ₁ else C ₂ $\xrightarrow{\tau:e}$ C $\overline{\tau}, v) \xrightarrow{\tau:(W, x, v)} v$ (T-WRITE) $\overline{r}, v) \xrightarrow{\tau:(W, x, v)} v$ $\overline{r}, v) \xrightarrow{\tau:MF} (T-MF)$ $\overline{mfence} \xrightarrow{\tau:MF} 1$ CAS1) \overline{r}, v $\overline{sfence} \xrightarrow{\tau:SF} 1$ \overline{r}, v $\overline{r}, v) \xrightarrow{\tau:(W, x, v)} v$ $\overline{r}, v) \tau:(W, x,$
Intel Persist • Together v	<u>Solution</u>	× ВМАР fo, x' >, (fl, y) \notin b (M-BFetch) (x,v' >, (per, y) \notin PB ₁ (M-PropW)
declarativeoperationa	<i>high-level, hardware-agnostic</i> NVM libraries:	$(M-PROPW)$ $\nu], PB_1.PB_2, B$ $(M,PB,b,x)=\nu$ $(M-READ)$ $\xrightarrow{R,x,v} M, PB, B$ $\xrightarrow{B(\tau)=\epsilon}$ $\xrightarrow{\tau:MF} M, PB, B$ $(M-MF)$
equivalencdiscoverec	Persistent Transactions	$\begin{array}{l} \hline \begin{tabular}{l} & $\langle M$-BPROPSF \rangle \\ \hline B, B[\tau \mapsto b] \\ \hline 2 & x \in X \forall x' \in X. \ \langle pfo, x' \rangle, \ \langle pfl, x' \rangle \notin b_1 \\ \hline 3 & \xrightarrow{\tau:(F0,x)} M, PB, B[\tau \mapsto b_1.b_2] \\ \hline x \rangle.b_2 & x \in X \forall x' \in X. \ \langle pfo, x' \rangle \notin b_1 \forall x' \in X. \ \langle pfo, x' \rangle \notin X \forall x' \in X. \ \langle pfo, x' \rangle \notin b_1 \forall x' \in X. \ \forall x' \in X. \ \langle pfo, x' \rangle \notin b_1 \forall x' \in X. \ \forall$
	$M, PB, B \xrightarrow{\tau:(FL,x)} M, PB, B[\tau \mapsto b.\langle fl, x \rangle]$ $\frac{B(\tau)=b_1.\langle x, v \rangle.b_2 x \in X \forall y, v. \forall x' \in X.\langle sf \rangle, \langle y, v \rangle, \langle fl, y \rangle, \langle fo, x' \rangle \notin b_1}{M, PB, B \xrightarrow{\tau:\epsilon} M, PB.\langle x, v \rangle, B[\tau \mapsto b_1.b_2]} $ $\frac{B(\tau)=b_1.\langle o, x \rangle.b_2 o \in \{fo, fl\} x \in X \langle sf \rangle \notin b_1 \otimes b_1 \otimes b_2 \otimes b_1 \otimes b_1 \otimes b_1 \otimes b_2 \otimes b_1 \otimes $	$M, PB, B \xrightarrow{\iota \land v} M, PB_1.PB_2$ $(M-BPropP)$

Transactions: NVM vs. TM/Databases

- TM (Transactional Memory): run on volatile hardware
 - ► No persistency guarantees
- **Database** transactions: run on **persistent** hardware
 - → Specific persistency guarantees
 - + only strict persistency
 - only synchronous persistency
- **NVM** transactions: run on **persistent** hardware
 - Range of persistency guarantees
 - strict or relaxed persistency
 - + synchronous or asynchronous persistency

What is a Transaction?

Concurrency control mechanism:

- *atomic* work unit:
 - ➡ all-or-nothing writes
- consistent (e.g. serialisable)

$$// x = y = 0$$

$$T: \begin{bmatrix} x := 1; \\ y := 1; \\ // x = y = 0 \quad OR \quad x = y = 1 \end{bmatrix}$$

What is a **Persistent** Transaction?

Concurrency & *persistency* control mechanism:

- *atomic* work unit:
 - all-or-nothing writes
 - → all-or-nothing *persists*
- consistent (e.g. serialisable)

$$\begin{array}{c} // x = y = 0 \\ \textbf{T}: \begin{bmatrix} x & := 1; \\ y & := 1; \\ \end{array} \\ // recovery routine \\ // x = y = 0 \quad \text{OR} \quad x = y = 1 \end{array}$$

What is a **Persistent** Transaction?


Concurrency & *persistency* control mechanism:

- *atomic* work unit:
 - all-or-nothing writes
 - → all-or-nothing *persists*
- consistent (e.g. serialisable)
- persistent (e.g. persistently serialisable)

$$\begin{array}{c} // x = y = 0 \\ \textbf{T}: \begin{bmatrix} x & := 1; \\ y & := 1; \\ \end{array} \\ // recovery routine \\ // x = y = 0 \quad \text{OR} \quad x = y = 1 \end{array}$$


Serialisability (SER)

All transactions appear to execute in a sequential order




All transactions appear to execute in a sequential order

A prefix of transactions appears to persist in the same sequential order




All transactions appear to execute in a sequential order

A prefix of transactions appears to persist in the same sequential order



All transactions appear to execute in a sequential order


A prefix of transactions appears to persist in the same sequential order



All transactions appear to execute in a sequential order

A prefix of transactions appears to persist in the same sequential order

in <u>each era</u>




All transactions appear to execute in a sequential order

A prefix of transactions appears to persist in the same sequential order in <u>each era</u>




All transactions appear to execute in a sequential order

A prefix of transactions appears to persist in the same sequential order in <u>each era</u>



Is PSER *Feasible*?

- ✓ PSER implementation in ARM
- ✓ PSER implementation in Intel
 - Take **SER** Implementation e.g. 2-PL
 - ✤ add code for persistence e.g. psync
 - + add code to *log metadata* for *recovery*
 - + add *recovery mechanism*




Is PSER *Feasible*?

✓ PSER implementation in ARM

✓ PSER implementation in Intel

Take SER Implementation — e.g. 2-PL



Is PSER Useful?

Given library *L* (e.g. queue library):

- 1. Take **any** correct **sequential** implementation of L
- 2. wrap each operation in a PSER transaction

enq(q,v)= <enq_body></enq_body>
deq(q)= <deq_body></deq_body>

sequential queue imp.

Is PSER Useful?

Given library *L* (e.g. queue library):

- 1. Take any correct sequential implementation of L
- 2. wrap each operation in a PSER transaction

⇒ correct, concurrent & persistent implementation of L


,	<pre>enq(q,v) = < enq_body ></pre>	
	deq(q)= <deq_body></deq_body>	

sequential queue imp.

enq(q,v) =pser{ <enq body> } deq(q) =pser{ <deq body> }

correct concurrent & *persistent* queue imp.

Is PSER Useful?



Summary

- ✓ Formalised architecture-level NVM semantics:
 - + ARM
 - + Intel
- ✓ Formalised *language-level* NVM semantics:
 - + PSER
 - + Feasibility: implemented PSER on ARM and Intel
 - + Utility: PSER for concurrent & persistent library implementation

? Future Work:

- ✤ other transactional models
- model checking algorithms
- ✤ program logics

Thank You for Listening!

azalea@mpi-sws.org



