Concurrent Incorrectness Separation Logic

Azalea Raad^{1,2} Josh Berdine²

¹ Imperial College London

³ MPI-SWS





² Meta

POPL, 2022

SoundAndComplete.org



Incorrectness Separation Logic (ISL)

+

CISL

Concurrency

for

Concurrent Bug Detection & Analysis



Incorrectness Logic 5 – bug catching

Prove the *presence* of bugs — bug catching *Under-approximate* reasoning

IL [p] C [q] For all states s in q, s can be r

$[p] C [q] \quad iff \quad post(C)p \supseteq q$

For all states s in q, s can be reached by running C on some s' in p



Incorrectness Logic 3 — bug catching

Prove the *presence* of bugs — bug catching *Under-approximate* reasoning

$\begin{array}{c|c} \text{IL} & [p] C [q] & \textit{iff} & \text{post}(C)p \supseteq q \\ & q \textit{under-approximates} \text{ post}(C)p \end{array}$



Incorrectness Logic 3 — bug catching

Prove the *presence* of bugs — bug catching *Under-approximate* reasoning

IL [p] C [q] *iff* post(C)p ⊇ q q *under-approximates* post(C)p





Incorrectness Logic 5 — bug catching

Prove the *presence* of bugs — bug catching *Under-approximate* reasoning

$[L \quad [p] C [q] \quad iff \quad post(C)p \supseteq q$ q under-approximates post(C)p





Incorrectness **Separation** Logic

Prove the presence of bugs — bug catching * Under-approximate reasoning







$[p] C [q] \quad iff \quad post(C)p \supseteq q$ q under-approximates post(C)p

Incorrectness Separation Logic

Problem 1 No support for *concurrency*





* Several bug catching tools for concurrency based on under-approximation

- RacerD [Blackshear et al., 2018]: race detection @Meta
- TooIDL [Brotherston et al., 2021]: deadlock detection @Meta
- * Each prove a **no-false-positives (NFP) theorem**: bugs found are true bugs

Concurrent Bug Detection



Concurrent Bug Detection

Problem 2

Each analysis must prove NFP independently





Concurrent Bug Detection



CSL (Correctness) Family Tree...





CSL (Correctness) Family Tree...





CSL (Correctness) Family Tree...







Graph courtesy of Ilya Sergey

Total-TaDA (2016)



CISL Framework

- * First unifying framework for concurrent under-approximate reasoning
- * General framework for multiple bug catching analyses
 - Memory safety errors (e.g. null-pointer exception, use-after-free errors): CISL_{SV}
 - Races: CISLRD
 - Deadlocks: CISLDD
- Sound: no false positives (NFP) guaranteed
- Underpine scalable bug-catching tools (NFP for free)
 - CISL_{RD}: analogous to RacerD @Meta
 - CISLDD: analogous to DLTool @Meta



(Concurrent) Incorrectness (Separation) Logic



p skip [ok: p]

$[p] C [\varepsilon: q]$

ok: normal execution er : erroneous execution

p error() er: p



Three Faces of Concurrency Bugs: 1. Local Bugs

What are they?

➡ They are <u>due to one thread</u>

free L:[x

local use-after-free

$$e(x); \| C$$

 $f:=1 \| C$
(memory safety) bug at L



Three Faces of Concurrency Bugs: 1. Local Bugs

What are they?

➡ They are <u>due to one thread</u>

free L: [x local use-after-free

Thread-local analysis tools?

<u>Existing</u> (sequential) tools out of the box
 e.g. PulseX @Meta (based on ISL)

$$e(x); \| C$$

 $f:=1 \| C$
(memory safety) bug at L



Three Faces of Concurrency Bugs: 1. Local Bugs

What are they?

➡ They are <u>due to one thread</u>

free L: [x local use-after-free

Thread-local analysis tools?

<u>Existing</u> (sequential) tools out of the box
 e.g. PulseX @Meta (based on ISL)

$$e(x); \|_{C}$$

:]:= 1 $\|^{C}$
(memory safety) bug at L

CISL [p]
$$C_1$$
 [er: q]
 $[p] C_1 || C_2$ [er: q] ParE

Short-circuiting on errors





Three Faces of Concurrency Bugs: 2, 3. **Global** Bugs

Bug is due to two or more threads, under certain interleavings

2. data-agnostic: threads do not affect one another's control flow

L: free(x) $\| L'$: free(x)

(global) data-agnostic use-after-free bug at L (L')

free(x);
$$||a := [z];$$

[z]:= 1; $||if(*)L:[x] := 1$

(global) data-agnostic use-after-free bug at L



Three Faces of Concurrency Bugs: 2, 3. **Global** Bugs

Bug is due to two or more threads, under certain interleavings

2. data-agnostic: threads do not affect one another's control flow

L: free(x) $\| L': free(x) \|$

(global) data-agnostic use-after-free bug at L (L')

3. data-dependent bugs: threads do affect one another's control flow

$$free(x); \| a \coloneqq [z];$$

$$[z] \coloneqq 1; \| if (a=1) L: [x] \coloneqq 1$$
(global) data-dependent use-after-free bug at L

free(x);
$$|| a := [z];$$

[z]:= 1; $|| if(*) L: [x] := 1$

(global) data-agnostic use-after-free bug at L



Three Faces of Concurrency Bugs: 2, 3. **Global** Bugs

Thread-local analysis tools?

2. data-agnostic: threads do not affect one another's control flow

3. data-dependent bugs: threads do affect one another's control flow

Three Faces of Concurrency Bugs: 2, 3. Global Bugs

- **Thread-local** analysis tools?
- 2. data-agnostic: threads do not affect one another's control flow
 - encode errors as ok (no short-circuiting)
 - <u>assumed by existing tools: RacerD, DLTool @Meta</u>

3. data-dependent bugs: threads do affect one another's control flow



Three Faces of Concurrency Bugs: 2, 3. Global Bugs

- **Thread-local** analysis tools?
- 2. data-agnostic: threads do not affect one another's control flow
 - encode <u>errors as ok</u> (no short-circuiting)
 - assumed by existing tools: RacerD, DLTool @Meta

3. data-dependent bugs: threads do affect one another's control flow

- possible in CISL theory
- no existing analysis tools: ongoing work with Meta

CISL

$$\begin{bmatrix}
 p_1 \end{bmatrix} C_1 [ok:q_1] \quad [p_2] C_2 [ok:q_2] \\
 p_1 * p_2 \end{bmatrix} C_1 \| C_2 [ok:q_1 * q_2]$$
Parameters
$$\begin{bmatrix}
 p_1 * p_2 \end{bmatrix} C_1 \| C_2 [ok:q_1 * q_2]$$



Three Faces of Concurrency Bugs: 2, 3. Global Bugs

Thread-local analysis tools?

- 2. data-agnostic: threads do not affect one another's control flow
 - encode errors as ok (no short-circuiting)
 - <u>assumed by existing tools: RacerD, DLTool @Meta</u>

3. data-dependent bugs: threads do affect one another's control flow

- possible in CISL theory
- no existing analysis tools: ongoing work with Meta





CISL

$$[p_1] C_1 [ok:q_1] [p_2] C_2 [ok:q_2] [p_1 * p_2] C_1 || C_2 [ok:q_1 * q_2]$$

This talk



CISL_{RD}: Data-Agnostic Races

* Races are **global** bugs by definition:

Two memory accesses (reads/writes), a and b, in program C race iff

- 1. a and b are **conflicting**:
 - they are by <u>distinct threads</u>
 - on the <u>same location</u>
 - ➡ at least <u>one of them is a write</u>

2. they appear *next to each other in an interleaving* (history) of C

CISL_{RD}: Data-Agnostic Races

* Races are **global** bugs by definition:

Two memory accesses (reads/writes), a and b, in program C race iff

- 1. a and b are **conflicting**:
 - they are by <u>distinct threads</u>
 - on the <u>same location</u>
 - ➡ at least <u>one of them is a write</u>

2. they appear *next to each other in an interleaving* (history) of C

1. lock
$$l$$
;
2. unlock l ;
3. $[x] := 1$;
H = $[1, 2, 4, 3, 5, 6]$
4. lock l ;
5. $[x] := 2$;
6. unlock l ;
6. unlock l ;

1. lock l;2. [x] := 1;3. unlock l;H 4. lock l;5. [x] := 2;6. unlock l;No races

- $[\tau_1 \mapsto []]$ 1. lock *l*;
 - 2. unlock *l*;
 - **3.** [*x*]:= **1**;

Methodology:

- construct sequential histories
- ➡ analyse them for races

CISLRD

- $[\tau_1 \mapsto [] * \tau_2 \mapsto []]$ [τ₂ → []]
 4. lock *l*;
 5. [x]:= 2;
 6. unlock *l*;

CISL





- $[\tau_1 \mapsto []]$ 1. lock *l*;
 - 2. unlock *l*;
 - **3.** [*x*]:= **1**;

Methodology:

construct sequential histories

➡ analyse them for races

CISLRD

- $[\tau_1 \mapsto [] * \tau_2 \mapsto []]$ [τ₂ ↦ []] 4. lock *l*;

 - 5. [x]:= 2;
 6. unlock *l*;

CISL Par





 $[\tau_1 \mapsto []]$ 1. lock *l*; [ok: $\tau_1 \mapsto [L(\tau_1, l)]$] 2. unlock *l*;

3. [*x*]:= 1;

Methodology:

construct sequential histories

➡ analyse them for races

CISLRD

- $[\tau_1 \mapsto [] * \tau_2 \mapsto []]$ $\begin{bmatrix} \tau_2 \mapsto [] \end{bmatrix}$ 4. lock *l*;
 - 5. [*x*]:= 2;
 - 6. unlock *l*;

CISL $\begin{array}{c} \label{eq:p1} \left[p_1\right] C_1 \left[ok:q_1\right] & \left[p_2\right] C_2 \left[ok:q_2\right] \\ \left[p_1 \ast p_2\right] C_1 & \left[C_2 \left[ok:q_1 \ast q_2\right]\right] \end{array}$ Par





$$\begin{aligned} \mathsf{H}' &= \mathsf{H} + \mathsf{H} \left[\mathsf{L}(\tau, l) \right] \\ & [\tau \mapsto \mathsf{H}] \end{aligned}$$

С

H is well-formed iff it respects the lock semantics: lock *l* is acquired only if it is not already held \rightarrow lock *l* is released by τ only if it is already held by τ

CISLRD: Lock Axiom

- H' is well-formed RD-Lock $\mathsf{lock}_{\tau} l [\mathsf{ok}: \tau \mapsto \mathsf{H}']$

C

```
[\tau_{1} \mapsto []]
1. lock l;

[ok: \tau_{1} \mapsto [L(\tau_{1}, l)]]
2. unlock l;

[ok: \tau_{1} \mapsto [L(\tau_{1}, l), \cup (\tau_{1}, l)]]
3. [x] := 1;
```

Methodology:

construct sequential histories

analyse them for races

CISLRD

- $\begin{bmatrix} \tau_1 \mapsto [] * \tau_2 \mapsto [] \end{bmatrix}$ $\begin{bmatrix} \tau_2 \mapsto [] \end{bmatrix}$ 4. lock l;
 - 5. [*x*]:= 2;
 - 6. unlock *l*;





CISLRD: Unlock Axiom

CISL_{RD}
$$H' = H + + [U(\tau, l)]$$
$$[\tau \mapsto H] unlock$$

A history H is well-formed iff it respects the lock semantics:
lock *l* is acquired only if it is not already held
lock *l* is released by *τ* only if it is already held by *τ*

H' is well-formed $k_{\tau} l [\text{ok: } \tau \mapsto \text{H'}]$ RD-Unlock



 $[\tau_1 \mapsto []]$ 1. lock *l*; [ok: $\tau_1 \mapsto [L(\tau_1, l)]$] 2. unlock l; $[\mathsf{ok:} \ \tau_1 \mapsto [\mathsf{L}(\tau_1, l), \ \mathsf{U}(\tau_1, l)]]$ 3. [x] := 1;[ok: $\tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)]$]

Methodology:

construct sequential histories

➡ analyse them for races

CISLRD

- $[\tau_1 \mapsto [] * \tau_2 \mapsto []]$ [τ₂ ↦ []] 4. lock *l*;
 - 5. [*x*]:= 2;
 - 6. unlock *l*;

CISL $\begin{array}{c} \mbox{[p_1]} C_1 \ [ok:q_1] & \ [p_2] C_2 \ [ok:q_2] \\ \ \mbox{[p_1 * p_2]} C_1 \ \| C_2 \ [ok:q_1 * q_2] \end{array}$ Par



CISL_{RD}: Memory Access Axioms



$$\frac{R(\tau, L, x)]}{[x] [ok: \tau \mapsto H']} RD-Read$$
$$\frac{W(\tau, L, x)]}{[x] [ok: \tau \mapsto H']} RD-Write$$



CISLRD: Memory Access Axioms



$$\frac{\mathsf{R}(\tau, \mathbf{L}, x)}{[\mathsf{k}][\mathsf{ok}: \tau \mapsto \mathsf{H}']} \text{RD-Read}$$

$$\frac{\mathsf{W}(\tau, \mathbf{L}, x)}{[\mathsf{k}][\mathsf{ck}: \tau \mapsto \mathsf{H}']} \text{RD-Write}$$

$$=_{\tau} a [\mathsf{ok}: \tau \mapsto \mathsf{H}']$$

We do not record the values read/written



Methodology:

construct sequential histories

➡ analyse them for races

CISLRD

$[\tau_1 \mapsto []^* \tau_2 \mapsto []]$ $\begin{bmatrix} \tau_{1} \mapsto [] \\ 1. \text{ lock } l; \\ [ok: \tau_{1} \mapsto [L(\tau_{1}, l)] \\ 2. \text{ unlock } l; \\ [ok: \tau_{1} \mapsto [L(\tau_{1}, l), \cup(\tau_{1}, l)] \\ 3. [x] := 1; \\ [ok: \tau_{1} \mapsto [L(\tau_{1}, l), \cup(\tau_{1}, l), W(\tau_{1}, 3, x)]] \end{bmatrix} \begin{bmatrix} \tau_{2} \mapsto [] \\ 4. \text{ lock } l; \\ [ok: \tau_{2} \mapsto [L(\tau_{2}, l)] \\ 5. [x] := 2; \\ [ok: \tau_{2} \mapsto [L(\tau_{2}, l), W(\tau_{2}, 5, x)]] \\ 6. \text{ unlock } l; \\ [ok: \tau_{2} \mapsto [L(\tau_{2}, l), W(\tau_{2}, 5, x), \cup(\tau_{2}, l)]]$





 $\tau_1 \mapsto []$ 1. lock *l*; [ok: $\tau_1 \mapsto [L(\tau_1, l)]$] 2. unlock l; $[\mathsf{ok:} \ \tau_1 \mapsto [\mathsf{L}(\tau_1, l), \ \mathsf{U}(\tau_1, l)]]$ [ok: $\tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)] * \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]$]

Methodology:

construct sequential histories

➡ analyse them for races

CISLRD

 $\tau_1 \mapsto [] * \tau_2 \mapsto []$ $\begin{bmatrix} \tau_2 \mapsto [] \\ 4. \text{ lock } l; \\ [\text{ok: } \tau_2 \mapsto [L(\tau_2, l)] \\ 5. [x] := 2; \\ [\text{ok: } \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x)] \end{bmatrix}$ 3. [x]:= 1;[ok: $\tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)]$] [ok: $\tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]$]





[ok: $\tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)] * \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]$]

Methodology:

construct sequential histories

analyse them for races

CISLRD

 $\tau_1 \mapsto [] * \tau_2 \mapsto []$ $\begin{bmatrix} \tau_{1} \mapsto [] \\ 1. \text{ lock } l; \\ [ok: \tau_{1} \mapsto [L(\tau_{1}, l)] \\ 2. \text{ unlock } l; \\ [ok: \tau_{1} \mapsto [L(\tau_{1}, l), \cup(\tau_{1}, l)] \\ 3. [x] := 1; \\ [ok: \tau_{1} \mapsto [L(\tau_{1}, l), \cup(\tau_{1}, l), W(\tau_{1}, 3, x)]] \end{bmatrix} \begin{bmatrix} \tau_{2} \mapsto [] \\ 4. \text{ lock } l; \\ [ok: \tau_{2} \mapsto [L(\tau_{2}, l)] \\ 5. [x] := 2; \\ [ok: \tau_{2} \mapsto [L(\tau_{2}, l), W(\tau_{2}, 5, x)] \\ 6. \text{ unlock } l; \\ [ok: \tau_{2} \mapsto [L(\tau_{2}, l), W(\tau_{2}, 5, x), \cup(\tau_{2}, l)]]$





CISLRD: race Predicate

 $\tau_1 \mapsto H_1 * \tau_2 \mapsto H_2 \Rightarrow race(L_1, L_2, H)$ iff: there exist H'_1 , H'_2 , H', a, b such that: a and b are conflicting accesses $H_1 = H'_1 + [a] + - and H_2 = H'_2 + [b] + \rightarrow$ H = H' ++ [a, b] \rightarrow H' is a permutation of H'₁ ++ H'₂ ➡ H is well-formed



[ok: $\tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)] * \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]$]

Methodology:

construct sequential histories

analyse them for races

CISLRD

 $\tau_1 \mapsto [] * \tau_2 \mapsto []$ $\begin{bmatrix} \tau_{1} \mapsto [] \\ 1. \text{ lock } l; \\ [ok: \tau_{1} \mapsto [L(\tau_{1}, l)] \\ 2. \text{ unlock } l; \\ [ok: \tau_{1} \mapsto [L(\tau_{1}, l), \cup(\tau_{1}, l)] \\ 3. [x] := 1; \\ [ok: \tau_{1} \mapsto [L(\tau_{1}, l), \cup(\tau_{1}, l), W(\tau_{1}, 3, x)]] \end{bmatrix} \begin{bmatrix} \tau_{2} \mapsto [] \\ 4. \text{ lock } l; \\ [ok: \tau_{2} \mapsto [L(\tau_{2}, l)] \\ 5. [x] := 2; \\ [ok: \tau_{2} \mapsto [L(\tau_{2}, l), W(\tau_{2}, 5, x)] \\ 6. \text{ unlock } l; \\ [ok: \tau_{2} \mapsto [L(\tau_{2}, l), W(\tau_{2}, 5, x), \cup(\tau_{2}, l)]]$





 $\tau_1 \mapsto []$ 1. lock *l*; [ok: $\tau_1 \mapsto [L(\tau_1, l)]$] 2. unlock l; [ok: $\tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l)]$] 3. [x] := 1; \land race $(3, 5, [L(\tau_1, l), U(\tau_1, l), L(\tau_2, l), W(\tau_1, 3, x), W(\tau_2, 5, x)])$

Methodology:

construct sequential histories

analyse them for races

CISLRD

 $\tau_1 \mapsto [] * \tau_2 \mapsto []$ $\begin{bmatrix} \tau_2 \mapsto [] \end{bmatrix}$ 4. lock *l*; [ok: $\tau_2 \mapsto [L(\tau_2, l)] \end{bmatrix}$ 5. [x] := 2; $\left\| \left[\text{ok: } \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x)] \right] \right\|$ 6. unlock *l*; $[\mathsf{ok:} \ \tau_1 \mapsto [\mathsf{L}(\tau_1, l), \ \mathsf{U}(\tau_1, l), \ \mathsf{W}(\tau_1, 3, x)]] \ \left\| \ [\mathsf{ok:} \ \tau_2 \mapsto [\mathsf{L}(\tau_2, l), \ \mathsf{W}(\tau_2, 5, x), \ \mathsf{U}(\tau_2, l)] \right\}$ [ok: $\tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)] * \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]$] [ok: $\tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)] * \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]$ CISL





Simple yet **Effective in Practice** à la RacerD

CISLRD





Conclusions

* First work to adapt under-approximate reasoning for concurrent bug detection

* General framework for multiple bug catching analyses

- Memory safety errors (e.g. null-pointer exception, use-after-free errors): CISL_{SV}
- Races: CISLRD
- Deadlocks: CISLDD
- Sound: no false positives (NFP) guaranteed
- Underpine scalable bug-catching tools (NFP for free)
 - CISLRD: à la RacerD @Meta; CISLDD: à la DLTool @Meta

Conclusions

* First work to adapt under-approximate reasoning for concurrent bug detection

* General framework for multiple bug catching analyses

- Memory safety errors (e.g. null-pointer exception, use-after-free errors): CISL_{SV}
- Races: CISLRD
- Deadlocks: CISLDD
- Sound: no false positives (NFP) guaranteed
- Underpine scalable bug-catching tools (NFP for free)
 - CISLRD: à la RacerD @Meta; CISLDD: à la DLTool @Meta
- Future work:
 - CISL for data-dependent bugs

 - mechanisation

automated tools based on CISL, e.g. data-dependent races, deadlocks, memory safety errors



Conclusions

* First work to adapt under-approximate reasoning for concurrent bug detection

* General framework for multiple bug catching analyses

- Memory safety errors (e.g. null-pointer exception, use-after-free errors): CISL_{SV}
- Races: CISLRD
- Deadlocks: CISLDD
- Sound: no false positives (NFP) guaranteed
- Underpine scalable bug-catching tools (NFP for free)
 - CISLRD: à la RacerD @Meta; CISLDD: à la DLTool @Meta
- Future work:
 - CISL for data-dependent bugs

 - mechanisation



automated tools based on CISL, e.g. data-dependent races, deadlocks, memory safety errors

Thank You for Listening!

SoundAndComplete.org



