Concurrent Incorrectness Separation Logic

Azalea Raad[1,2]   Josh Berdine[2]   Derek Dreyer[3]   Peter O'Hearn[2]

[1] Imperial College London

[2] Meta

[3] MPI-SWS

POPL, 2022

✉ azalea@imperial.ac.uk   🔗 SoundAndComplete.org   🐦 @azalearaad

CISL

=

Incorrectness Separation Logic (ISL)

+

Concurrency

for

Concurrent Bug Detection & Analysis

Incorrectness Logic

❖ Prove the **presence** of bugs — bug catching

❖ **Under-approximate** reasoning

IL　　　[p] C [q]　　*iff*　　post(C)p ⊇ q

For all states s *in* q, s *can be reached by running* C *on some* s' *in* p

Incorrectness Logic

❖ Prove the **presence** of bugs — bug catching

❖ **Under-approximate** reasoning

IL $[p]\ C\ [q]$ *iff* $post(C)p \supseteq q$

q *under-approximates* $post(C)p$

Incorrectness Logic

❖ Prove the **presence** of bugs — bug catching

❖ **Under-approximate** reasoning

IL $[p]\ C\ [q]$ *iff* $post(C)p \supseteq q$

q *under-approximates* $post(C)p$

Incorrectness Logic

❖ Prove the **presence** of bugs — bug catching

❖ **Under-approximate** reasoning

IL $\quad$ [p] C [q] $\quad$ *iff* $\quad$ post(C)p $\supseteq$ q

q *under-approximates* post(C)p

true positive

false negative

q

post(C)p

Incorrectness *Separation* Logic

❖ Prove the **presence** of bugs — bug catching

❖ **Under-approximate** reasoning

ISL $\quad$ [p] C [q] $\quad$ *iff* $\quad$ post(C)p $\supseteq$ q

$\qquad\qquad$ q *under-approximates* post(C)p

true positive

false negative

q

post(C)p

ISL

$$\frac{[p]\ C\ [q]}{[p * r]\ C\ [q * r]}\ \text{Frame}$$

Incorrectness *Separation* Logic

❖ Prove the *presence* of bugs — bug catching

❖ *Under-approximate* reasoning

ISL   [p] C [q]   *iff*   post(C)p ⊇ q

Problem 1

No support for *concurrency*

post(C)p

ISL

$$\frac{[p]\ C\ [q]}{[p * r]\ C\ [q * r]} \text{ Frame}$$

Concurrent Bug Detection

❖ Several **bug catching** tools for **concurrency** based on **under-approximation**

➡ RacerD [Blackshear et al., 2018]: **race detection** @Meta

➡ ToolDL [Brotherston et al., 2021]: **deadlock detection** @Meta

❖ Each prove a **no-false-positives (NFP) theorem**: bugs found are true bugs

Concurrent Bug Detection

❖ Several **bug catching** tools for **concurrency** based on **under-approximation**

➡ RacerD [Blackshear et al., 2018]: **race detection** @Meta

➡ ToolD

❖ Each pr

Problem 2

Each analysis must prove NFP *independently*

Concurrent Bug Detection

❖ Several **bug catching** tools for **concurrency** based on **under-approximation**

➡ Racer

➡ ToolD

❖ Each pr

Solution

CISL:
Concurrent Incorrectness Separation Logic

Which CISL?

CSL (<u>Correctness</u>) Family Tree…

Which CISL?

Owicki-Gries (1976)

RSL (2013)

Rely-Guarantee (1983)

CSL (2004)

Concurrent RGRefs (2017)

Bornat-al (2005)

FSL (2016)

Pitfall

The Next 700
Concurrent Separation Logics

CoLoSL (2015)

FCSL (2014)

GPS (2014)

Iris (2015)

Total-TaDA (2016)

LiLi (2016)

Iris 2.0 (2016)

Iris 3.0 (2017)

Disel (2018)

iGPS (2017)

Aneris (2018)

Which CISL?

Owicki-Gries (1976)

RSL (2013)

Rely-Guarantee (1983)

CSL (2004)

Concurrent RGRefs (2017)

Bornat-al (2005)

FSL (2016)

Pitfall

The Next 700
Concurrent ***Incorrectness*** Separation Logics

CoLoSL (2015)

FCSL (2014)

GPS (2014)

Iris (2015)

Total-TaDA (2016)

LiLi (2016)

Iris 2.0 (2016)

Iris 3.0 (2017)

Disel (2018)

iGPS (2017)

Aneris (2018)

Which CISL?

Owicki-Gries (1976)

RSL (2013)

Solution

CISL: ***general, parametric*** framework
that can be ***instantiated***
for different use cases
à la Views [Dinsdale-Young et al., 2013]

LiLi (2016)

GPS (2014)

Iris (2015)

Total-TaDA (2016)

Iris 2.0 (2016)

Iris 3.0 (2017)

Disel (2018)

iGPS (2017)

Aneris (2018)

6

CISL Framework

❖ ***First*** unifying framework for ***concurrent under-approximate*** reasoning

❖ ***General*** framework for multiple bug catching analyses

➡ Memory safety errors (e.g. null-pointer exception, use-after-free errors): $CISL_{SV}$
➡ Races: $CISL_{RD}$
➡ Deadlocks: $CISL_{DD}$

❖ Sound: ***no false positives*** (NFP) guaranteed

❖ Underpins ***scalable*** bug-catching tools (NFP for free)

➡ $CISL_{RD}$: analogous to ***RacerD*** @Meta
➡ $CISL_{DD}$: analogous to ***DLTool*** @Meta

(Concurrent) Incorrectness (Separation) Logic

$$[p]\ C\ [\varepsilon: q]$$

ε : exit condition

ok: normal execution

er : erroneous execution

$[p]$ skip $[ok: p]$ $[p]$ error( ) $[er: p]$

Three Faces of Concurrency Bugs:
1. **Local** Bugs

What are they?

➡ They are <u>due to one thread</u>

$$\left.\begin{array}{l} \texttt{free}(x); \\ \text{L: } [x] := 1 \end{array}\right\| C$$

local use-after-free (memory safety) bug at L

Three Faces of Concurrency Bugs:
1. **Local** Bugs

What are they?

➡ They are <u>due to one thread</u>

$$\left. \begin{array}{l} \texttt{free}(x); \\ \text{L:}\ [x] := 1 \end{array} \right\| C$$

local use-after-free (memory safety) bug at L

Thread-local analysis tools?

➡ <u>Existing</u> (sequential) tools out of the box
   e.g. PulseX @Meta (based on ISL)

Three Faces of Concurrency Bugs:
1. **Local** Bugs

What are they?

➡ They are <u>due to one thread</u>

$$\left.\begin{array}{l} \mathtt{free}(x); \\ \text{L:}\ [x] := 1 \end{array}\right\| C$$

local use-after-free (memory safety) bug at L

Thread-local analysis tools?

➡ <u>Existing</u> (sequential) tools out of the box
   e.g. PulseX @Meta (based on ISL)

CISL

$$\frac{[p]\ C_1\ [er:\ q]}{[p]\ C_1\ \|\ C_2\ [er:\ q]}\ \text{ParEr}$$

Short-circuiting on errors

Three Faces of Concurrency Bugs:
2, 3. **Global** Bugs

Bug is <u>due to two or more threads</u>, under <u>certain interleavings</u>

2. ***data-agnostic***: threads do not affect one another's control flow

$$\text{L}: \text{free}(x) \,\Big\|\, \text{L}': \text{free}(x)$$

(global) data-agnostic
use-after-free bug at L (L')

$$\text{free}(x); \,\Big\|\, a := [z];$$
$$[z] := 1; \,\Big\|\, \text{if } (\star) \, \text{L}: [x] := 1$$

(global) data-agnostic use-after-free bug at L

Three Faces of Concurrency Bugs:
2, 3. **Global** Bugs

Bug is <u>due to two or more threads</u>, under <u>certain interleavings</u>

2. **data-agnostic**: threads do not affect one another's control flow

$$\text{L:} \, \text{free}(x) \, \big\| \, \text{L'}: \text{free}(x)$$

(global) data-agnostic
use-after-free bug at L (L')

$$\text{free}(x); \, \big\| \, a := [z]; \\ [z] := 1; \, \big\| \, \text{if} \, (*) \, \text{L:} \, [x] := 1$$

(global) data-agnostic use-after-free bug at L

3. **data-dependent** bugs: threads do affect one another's control flow

$$\text{free}(x); \, \big\| \, a := [z]; \\ [z] := 1; \, \big\| \, \text{if} \, (a{=}1) \, \text{L:} \, [x] := 1$$

(global) data-dependent use-after-free bug at L

Three Faces of Concurrency Bugs:
2, 3. **Global** Bugs

Thread-local analysis tools?

2. ***data-agnostic***: threads do not affect one another's control flow

3. ***data-dependent*** bugs: threads do affect one another's control flow

Three Faces of Concurrency Bugs:
2, 3. **Global** Bugs

Thread-local analysis tools?

2. ***data-agnostic***: threads do not affect one another's control flow

    ➡ encode <u>errors as ok</u> (no short-circuiting)
    ➡ <u>assumed by</u> existing tools: RacerD, DLTool @Meta

CISL
$$\frac{[p_1]\ C_1\ [ok{:}q_1] \qquad [p_2]\ C_2\ [ok{:}q_2]}{[p_1 * p_2]\ C_1\ ||\ C_2\ [ok{:}q_1 * q_2]}\ \text{Par}$$

3. ***data-dependent*** bugs: threads do affect one another's control flow

Three Faces of Concurrency Bugs:
2, 3. **Global** Bugs

Thread-local analysis tools?

2. ***data-agnostic***: threads do not affect one another's control flow

➡ encode <u>errors as ok</u> (no short-circuiting)
➡ <u>assumed by</u> existing tools: RacerD, DLTool @Meta

CISL

$$\frac{[p_1]\ C_1\ [ok:q_1] \quad [p_2]\ C_2\ [ok:q_2]}{[p_1 * p_2]\ C_1\ ||\ C_2\ [ok:q_1 * q_2]}\ \text{Par}$$

3. ***data-dependent*** bugs: threads do affect one another's control flow

➡ possible in CISL theory
➡ <u>no existing analysis tools</u>: ongoing work with Meta

Three Faces of Concurrency Bugs:
2, 3. **Global** Bugs

Thread-local analysis tools?

2. ***data-agnostic***: threads do not affect one another's control flow

- ➡ encode <u>errors as ok</u> (no short-circuiting)
- ➡ <u>assumed by</u> existing tools: RacerD, DLTool @Meta

CISL

$$\frac{[p_1]\, C_1\, [ok{:}q_1] \qquad [p_2]\, C_2\, [ok{:}q_2]}{[p_1 * p_2]\, C_1\, ||\, C_2\, [ok{:}q_1 * q_2]}\, \text{Par}$$

This talk

3. ***data-dependent*** bugs: threads do affect one another's control flow

- ➡ possible in CISL theory
- ➡ <u>no existing analysis tools</u>: ongoing work with Meta

11

CISL$_{RD}$: Data-Agnostic Races

❖ Races are **global** bugs by definition:

Two memory accesses (reads/writes), a and b, in program C race iff

1. a and b are **conflicting**:

   ➡ they are by <u>distinct threads</u>
   ➡ on the <u>same location</u>
   ➡ at least <u>one of them is a write</u>

2. they appear **next to each other in an interleaving** (history) of C

CISL$_{RD}$: Data-Agnostic Races

❖ Races are **global** bugs by definition:

Two memory accesses (reads/writes), a and b, in program C race iff

1. a and b are **conflicting**:

➡ they are by <u>distinct threads</u>
➡ on the <u>same location</u>
➡ at least <u>one of them is a write</u>

2. they appear **next to each other in an interleaving** (history) of C

1. lock l;	4. lock l;
2. unlock l;	5. $[x] := 2$;
3. $[x] := 1$;	6. unlock l;

Race between lines 3, 5
witnessed by:
H = [1, 2, 4, **3**, **5**, 6]

1. lock l;	4. lock l;
2. $[x] := 1$;	5. $[x] := 2$;
3. unlock l;	6. unlock l;

No races

CISL_{RD}

$$[\tau_1 \mapsto [] * \tau_2 \mapsto []]$$

$[\tau_1 \mapsto []]$

   1. lock l;

   2. unlock l;

   3. $[x]$:= 1;

$[\tau_2 \mapsto []]$

   4. lock l;

   5. $[x]$:= 2;

   6. unlock l;

Methodology:
➡ construct sequential histories
➡ analyse them for races

CISL

$$\frac{[p_1]\ C_1\ [ok:q_1] \quad [p_2]\ C_2\ [ok:q_2]}{[p_1 * p_2]\ C_1\ ||\ C_2\ [ok:q_1 * q_2]}\ \text{Par}$$

CISL$_{RD}$

$[\ \tau_1 \mapsto [] \ * \ \tau_2 \mapsto [] \ ]$

$[\ \tau_1 \mapsto [] \ ]$

   1. lock l;

   2. unlock l;

   3. $[x]$:= 1;

$[\ \tau_2 \mapsto [] \ ]$

   4. lock l;

   5. $[x]$:= 2;

   6. unlock l;

Methodology:
➡ construct sequential histories
➡ analyse them for races

CISL

$$\frac{[p_1] \ C_1 \ [ok:q_1] \quad [p_2] \ C_2 \ [ok:q_2]}{[p_1 * p_2] \ C_1 \ || \ C_2 \ [ok:q_1 * q_2]} \ \text{Par}$$

CISL$_{RD}$

$$[\tau_1 \mapsto [] * \tau_2 \mapsto []]$$

$[\tau_1 \mapsto []]$

  1. lock l;

$[ok: \tau_1 \mapsto [L(\tau_1, l)]]$

  2. unlock l;

  3. $[x]:= 1$;

        $[\tau_2 \mapsto []]$

        4. lock l;

        5. $[x]:= 2$;

        6. unlock l;

Methodology:

➡ construct sequential histories

➡ analyse them for races

CISL

$$\frac{[p_1] \, C_1 \, [ok:q_1] \quad [p_2] \, C_2 \, [ok:q_2]}{[p_1 * p_2] \, C_1 \, || \, C_2 \, [ok:q_1 * q_2]} \, \text{Par}$$

CISL$_{RD}$: Lock Axiom

CISL$_{RD}$

$$\frac{H' = H ++ [L(\tau, l)] \qquad H' \text{ is well-formed}}{[\tau \mapsto H] \text{ lock}_\tau\, l\, [\text{ok}: \tau \mapsto H']} \text{ RD-Lock}$$

H is well-formed iff it respects the lock semantics:

➡ lock l is acquired only if it is not already held

➡ lock l is released by τ only if it is already held by τ

CISL$_{\text{RD}}$

$$[\ \tau_1 \mapsto [\ ] * \tau_2 \mapsto [\ ]\ ]$$

$[\ \tau_1 \mapsto [\ ]\ ]$

   1. lock l;

[ok: $\tau_1 \mapsto [\mathsf{L}(\tau_1, l)]\ ]$

   2. unlock l;

[ok: $\tau_1 \mapsto [\mathsf{L}(\tau_1, l), \mathsf{U}(\tau_1, l)]\ ]$

   3. $[x]:= 1$;

$[\ \tau_2 \mapsto [\ ]\ ]$

   4. lock l;

   5. $[x]:= 2$;

   6. unlock l;

Methodology:
➡ construct sequential histories
➡ analyse them for races

CISL

$$\frac{[p_1]\ C_1\ [ok:q_1] \quad [p_2]\ C_2\ [ok:q_2]}{[p_1 * p_2]\ C_1\ ||\ C_2\ [ok:q_1 * q_2]}\ \text{Par}$$

CISL$_{RD}$: Unlock Axiom

CISL$_{RD}$

$$\frac{H' = H{+}{+}[U(\tau, l)] \qquad H' \text{ is well-formed}}{[\tau \mapsto H] \text{ unlock}_\tau \, l \, [\text{ok: } \tau \mapsto H']} \quad \text{RD-Unlock}$$

A history H is well-formed iff it respects the lock semantics:
➡ lock l is acquired only if it is not already held
➡ lock l is released by τ only if it is already held by τ

CISL_RD

$$[\ \tau_1 \mapsto [] \ * \ \tau_2 \mapsto [] \ ]$$

$[\ \tau_1 \mapsto [] \ ]$

   1. lock l;

$[\text{ok: } \tau_1 \mapsto [\mathsf{L}(\tau_1, l)] \ ]$

   2. unlock l;

$[\text{ok: } \tau_1 \mapsto [\mathsf{L}(\tau_1, l), \mathsf{U}(\tau_1, l)] \ ]$

   3. $[x]:= 1$;

$[\text{ok: } \tau_1 \mapsto [\mathsf{L}(\tau_1, l), \mathsf{U}(\tau_1, l), \mathsf{W}(\tau_1, 3, x)] \ ]$

$[\ \tau_2 \mapsto [] \ ]$

   4. lock l;

   5. $[x]:= 2$;

   6. unlock l;

Methodology:
➡ construct sequential histories
➡ analyse them for races

CISL

$$\frac{[\mathsf{p_1}] \ \mathsf{C_1} \ [\text{ok:}\mathsf{q_1}] \quad [\mathsf{p_2}] \ \mathsf{C_2} \ [\text{ok:}\mathsf{q_2}]}{[\mathsf{p_1} * \mathsf{p_2}] \ \mathsf{C_1} \ || \ \mathsf{C_2} \ [\text{ok:}\mathsf{q_1} * \mathsf{q_2}]} \ \text{Par}$$

CISL$_{RD}$: Memory Access Axioms

CISL$_{RD}$

$$\frac{H' = H ++ [\, R(\tau, L, x)\,]}{[\tau \mapsto H]\ L:\ a :=_\tau [x]\ [ok:\ \tau \mapsto H']}\ \text{RD-Read}$$

$$\frac{H' = H ++ [\, W(\tau, L, x)\,]}{[\tau \mapsto H]\ L:\ [x] :=_\tau a\ [ok:\ \tau \mapsto H']}\ \text{RD-Write}$$

CISL$_{RD}$: Memory Access Axioms

CISL$_{RD}$

$$\frac{H' = H ++ [\boxed{R(\tau, L, x)}]}{[\tau \mapsto H]\ L:\ a :=_\tau [x]\ [ok:\ \tau \mapsto H']}\ \text{RD-Read}$$

$$\frac{H' = H ++ [\boxed{W(\tau, L, x)}]}{[\tau \mapsto H]\ L:\ [x] :=_\tau a\ [ok:\ \tau \mapsto H']}\ \text{RD-Write}$$

We ***do not record the values*** read/written

CISL$_{RD}$

$$[\tau_1 \mapsto [] * \tau_2 \mapsto []]$$

$[\tau_1 \mapsto []]$
   1. lock l;
$[ok: \tau_1 \mapsto [L(\tau_1, l)]]$
   2. unlock l;
$[ok: \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l)]]$
   3. $[x]:= 1$;
$[ok: \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)]]$

$[\tau_2 \mapsto []]$
   4. lock l;
$[ok: \tau_2 \mapsto [L(\tau_2, l)]]$
   5. $[x]:= 2$;
$[ok: \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x)]]$
   6. unlock l;
$[ok: \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]]$

Methodology:
➡ construct sequential histories
➡ analyse them for races

CISL

$$\frac{[p_1] \; C_1 \; [ok:q_1] \quad [p_2] \; C_2 \; [ok:q_2]}{[p_1 * p_2] \; C_1 \; || \; C_2 \; [ok:q_1 * q_2]} \; Par$$

CISL$_{RD}$

$$[\tau_1 \mapsto [] * \tau_2 \mapsto []]$$

$[\tau_1 \mapsto []]$

  1. lock l;

$[ok: \tau_1 \mapsto [L(\tau_1, l)]]$

  2. unlock l;

$[ok: \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l)]]$

  3. $[x]:= 1$;

$[ok: \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)]]$

$[\tau_2 \mapsto []]$

  4. lock l;

$[ok: \tau_2 \mapsto [L(\tau_2, l)]]$

  5. $[x]:= 2$;

$[ok: \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x)]]$

  6. unlock l;

$[ok: \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]]$

$[ok: \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)] * \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]]$

Methodology:
- ➡ construct sequential histories
- ➡ analyse them for races

CISL

$$\frac{[p_1] \; C_1 \; [ok:q_1] \quad [p_2] \; C_2 \; [ok:q_2]}{[p_1 * p_2] \; C_1 \parallel C_2 \; [ok:q_1 * q_2]} \; Par$$

CISL_RD

$$[\tau_1 \mapsto [] * \tau_2 \mapsto []]$$

$[\tau_1 \mapsto []]$

   1. lock l;

[ok: $\tau_1 \mapsto [\mathsf{L}(\tau_1, l)]$]

   2. unlock l;

[ok: $\tau_1 \mapsto [\mathsf{L}(\tau_1, l), \mathsf{U}(\tau_1, l)]$]

   3. $[x]$:= 1;

[ok: $\tau_1 \mapsto [\mathsf{L}(\tau_1, l), \mathsf{U}(\tau_1, l), \mathsf{W}(\tau_1, 3, x)]$]

$[\tau_2 \mapsto []]$

   4. lock l;

[ok: $\tau_2 \mapsto [\mathsf{L}(\tau_2, l)]$]

   5. $[x]$:= 2;

[ok: $\tau_2 \mapsto [\mathsf{L}(\tau_2, l), \mathsf{W}(\tau_2, 5, x)]$]

   6. unlock l;

[ok: $\tau_2 \mapsto [\mathsf{L}(\tau_2, l), \mathsf{W}(\tau_2, 5, x), \mathsf{U}(\tau_2, l)]$]

[ok: $\tau_1 \mapsto [\mathsf{L}(\tau_1, l), \mathsf{U}(\tau_1, l), \mathsf{W}(\tau_1, 3, x)] * \tau_2 \mapsto [\mathsf{L}(\tau_2, l), \mathsf{W}(\tau_2, 5, x), \mathsf{U}(\tau_2, l)]$]

Methodology:
➡ construct sequential histories
➡ analyse them for races

CISL

$$\dfrac{[p_1]\ C_1\ [ok{:}q_1] \qquad [p_2]\ C_2\ [ok{:}q_2]}{[p_1 * p_2]\ C_1\ ||\ C_2\ [ok{:}q_1 * q_2]}\ \text{Par}$$

CISL_{RD}: `race` Predicate

$\tau_1 \mapsto H_1 * \tau_2 \mapsto H_2 \Rightarrow$ `race`(L_1, L_2, H) iff:

there exist H'_1, H'_2, H', a, b such that:
➡ a and b are conflicting accesses
➡ $H_1 = H'_1 ++ [a] ++ -$ and $H_2 = H'_2 ++ [b] ++ -$
➡ $H = H' ++ [a, b]$
➡ H' is a permutation of $H'_1 ++ H'_2$
➡ H is well-formed

CISL_{RD}

$$[\tau_1 \mapsto [] * \tau_2 \mapsto []]$$

$[\tau_1 \mapsto []]$
   1. lock l;
$[ok: \tau_1 \mapsto [L(\tau_1, l)]]$
   2. unlock l;
$[ok: \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l)]]$
   3. $[x]:= 1$;
$[ok: \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)]]$

$[\tau_2 \mapsto []]$
   4. lock l;
$[ok: \tau_2 \mapsto [L(\tau_2, l)]]$
   5. $[x]:= 2$;
$[ok: \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x)]]$
   6. unlock l;
$[ok: \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]]$

$[ok: \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)] * \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]]$

Methodology:
➡ construct sequential histories
➡ analyse them for races

CISL

$$\frac{[p_1] \; C_1 \; [ok{:}q_1] \quad [p_2] \; C_2 \; [ok{:}q_2]}{[p_1 * p_2] \; C_1 \; || \; C_2 \; [ok{:}q_1 * q_2]} \; \text{Par}$$

CISL$_{RD}$

$$[\ \tau_1 \mapsto [\ ] * \tau_2 \mapsto [\ ]\ ]$$

$[\ \tau_1 \mapsto [\ ]\ ]$

   1. lock l;

$[ok:\ \tau_1 \mapsto [L(\tau_1, l)]\ ]$

   2. unlock l;

$[ok:\ \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l)]\ ]$

   3. $[x]:= 1$;

$[ok:\ \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)]\ ]$

$[\ \tau_2 \mapsto [\ ]\ ]$

   4. lock l;

$[ok:\ \tau_2 \mapsto [L(\tau_2, l)]\ ]$

   5. $[x]:= 2$;

$[ok:\ \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x)]\ ]$

   6. unlock l;

$[ok:\ \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]\ ]$

$[ok:\ \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)] * \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]\ ]$

$[ok:\ \tau_1 \mapsto [L(\tau_1, l), U(\tau_1, l), W(\tau_1, 3, x)] * \tau_2 \mapsto [L(\tau_2, l), W(\tau_2, 5, x), U(\tau_2, l)]$
$\wedge\ \texttt{race}(3, 5, [L(\tau_1, l), U(\tau_1, l), L(\tau_2, l), W(\tau_1, 3, x), W(\tau_2, 5, x)])\ \ ]$

Methodology:
➡ construct sequential histories
➡ analyse them for races

CISL

$$\dfrac{[p_1]\ C_1\ [ok:q_1] \quad [p_2]\ C_2\ [ok:q_2]}{[p_1 * p_2]\ C_1\ ||\ C_2\ [ok:q_1 * q_2]}\ \text{Par}$$

CISL_{RD}

$$[\,\tau_1 \mapsto [\,] \, * \, \tau_2 \mapsto [\,]\,]$$

$$[\,\tau_1 \mapsto [\,]\,] \qquad \qquad [\,\tau_2 \mapsto [\,]\,]$$

Simple

yet

Effective in Practice

à la RacerD

Methodology:
➡ construct sequential histories
➡ analyse them for races

CISL

$$\frac{[p_1]\,C_1\,[ok{:}q_1] \quad [p_2]\,C_2\,[ok{:}q_2]}{[p_1 * p_2]\,C_1\,\|\,C_2\,[ok{:}q_1 * q_2]}\;Par$$

Conclusions

❖ ***First*** work to adapt ***under-approximate*** reasoning for ***concurrent bug detection***

❖ ***General*** framework for multiple bug catching analyses

➡ Memory safety errors (e.g. null-pointer exception, use-after-free errors): $CISL_{SV}$
➡ Races: $CISL_{RD}$
➡ Deadlocks: $CISL_{DD}$

❖ Sound: ***no false positives*** (NFP) guaranteed

❖ Underpins ***scalable*** bug-catching tools (NFP for free)

➡ $CISL_{RD}$: à la ***RacerD*** @Meta; $CISL_{DD}$: à la ***DLTool*** @Meta

Conclusions

❖ ***First*** work to adapt ***under-approximate*** reasoning for ***concurrent bug detection***

❖ ***General*** framework for multiple bug catching analyses

- ➡ Memory safety errors (e.g. null-pointer exception, use-after-free errors): $CISL_{SV}$
- ➡ Races: $CISL_{RD}$
- ➡ Deadlocks: $CISL_{DD}$

❖ Sound: ***no false positives*** (NFP) guaranteed

❖ Underpins ***scalable*** bug-catching tools (NFP for free)

- ➡ $CISL_{RD}$: à la ***RacerD*** @Meta; $CISL_{DD}$: à la ***DLTool*** @Meta

❖ Future work:

- ➡ CISL for data-dependent bugs
- ➡ automated tools based on CISL, e.g. data-dependent races, deadlocks, memory safety errors
- ➡ mechanisation

Conclusions

❖ ***First*** work to adapt ***under-approximate*** reasoning for ***concurrent bug detection***

❖ ***General*** framework for multiple bug catching analyses

➡ Memory safety errors (e.g. null-pointer exception, use-after-free errors): $CISL_{SV}$
➡ Races: $CISL_{RD}$
➡ Deadlocks: $CISL_{DD}$

❖ Sound: ***no false positives*** (NFP) guaranteed

❖ Underpins ***scalable*** bug-catching tools (NFP for free)

➡ $CISL_{RD}$: à la ***RacerD*** @Meta; $CISL_{DD}$: à la ***DLTool*** @Meta

❖ Future work:

➡ CISL for data-dependent bugs
➡ automated tools based on CISL, e.g. data-dependent races, deadlocks, memory safety errors
➡ mechanisation

Thank You for Listening!

✉ azalea@imperial.ac.uk   🔗 SoundAndComplete.org   🐦 @azalearaad