

Beyond Weak Memory Consistency: The Challenges of Memory Persistency

Part I: Low-Level Persistency Models

Azalea Raad


Imperial College London

Viktor Vafeiadis

MPI-SWS





Computer Storage



Computer Storage





✓ *fast*
✗ *volatile*



Computer Storage





✓ *fast*
✗ *volatile*




✗ *slow*
✓ *persistent*

What is Non-Volatile Memory (NVM)?



What is Non-Volatile Memory (NVM)?




NVM: Hybrid Storage + Memory

Best of both worlds:

✓ ***persistent*** (like HDD)

✓ ***fast, random access*** (like RAM)



INTEL® OPTANE™ TECHNOLOGY



FAST



DENSE



NON-VOLATILE

Q: Why *Formal* NVM Semantics?

Volatile memory

// x = 0

x := 1

// x = 1

Q: Why *Formal* NVM Semantics?

Volatile memory

// x = 0

x := 1

// x = 1



// no recovery

// x = 0

Q: Why *Formal* NVM Semantics?


Volatile memory

```
// x = 0  
x := 1  
// x = 1  
  
// no recovery  
// x = 0
```

Non-Volatile memory

```
// x = 0  
x := 1  
// x = 1  
  
// recovery routine  
// x = 1
```

Q: Why *Formal* NVM Semantics?



A: Program *Verification*

Q: Why *Formal* NVM Semantics?

What about **Concurrency**?

// $x = y = \dots = 0$

$C_1 \parallel C_2 \parallel \dots \parallel C_n$

// ???




// recovery routine

// ???


Formal Semantic Models



Formal Semantic Models



Formal Semantic Models



Weak Memory Consistency (WMC)

No total execution order (**to**) $\Rightarrow$

weak behaviour absent under SC, caused by:

- instruction **reordering** by compiler
- write propagation across **cache hierarchy**

WMC: Store Buffering

1 $x := 1;$		3 $y := 1;$
2 $a := y$		4 $b := x$

<u>a</u>	<u>b</u>
0	1
1	0
1	1

WMC: Store Buffering

1 $x := 1;$		3 $y := 1;$
2 $a := y$		4 $b := x$

<u>a</u>	<u>b</u>
0	1
1	0
1	1
0	0

possible, due to reordering!



2 $a := y;$		4 $b := x;$
1 $x := 1$		3 $y := 1$

WMC: Store Buffering

1 $x := 1;$		3 $y := 1;$
2 $a := y$		4 $b := x$

<u>a</u>	<u>b</u>
0	1
1	0
1	1
0	0

possible, due to reordering!



store buffering(SB)

2 $a := y;$		4 $b := x;$
1 $x := 1$		3 $y := 1$

Weak Memory Consistency (WMC)

No total execution order (**to**) $\Rightarrow$

weak behaviour absent under SC, caused by:

- instruction **reordering** by compiler
- write propagation across **cache hierarchy**

Weak Memory Consistency (WMC)

No total execution order (*to*) $\Rightarrow$

weak behavior


- instr
- write

Consistency Model


the **order** in which
writes are made visible
to other threads

e.g. x86 (TSO), ARMv8, C11, Java

Formal Semantic Models



Formal Semantic Models



What Can Go Wrong?

```
// x=y=0
```

```
x := 1;
```

```
y := 1;
```



```
// recovery routine
```

What Can Go Wrong?

```
// x=y=0
```

```
x  := 1;
```

```
y  := 1;
```



```
// recovery routine
```

```
// x=y=1  OR  x=y=0  OR  x=1; y=0  OR  x=0; y=1
```

What Can Go Wrong?

```
// x=y=0
```

```
x := 1;
```

```
y := 1;
```



```
// recovery routine
```

```
// x=y=1 OR x=y=0 OR x=1; y=0 OR x=0; y=1
```

!! Execution continues ***ahead of persistence***
— ***asynchronous*** persists

What Can Go Wrong?

```
// x=y=0
```

```
x := 1;
```

```
y := 1;
```



```
// recovery routine
```

```
// x=y=1 OR x=y=0 OR x=1; y=0 OR x=0; y=1
```

!! Execution continues ***ahead of persistence***

— ***asynchronous*** persists

!! Writes may persist ***out of order***

— ***relaxed*** persists

What Can Go Wrong?

Consistency Model

the **order** in which writes
are **made visible** to other threads

// x=

y=1

!! Ex

!! W

What Can Go Wrong?

Consistency Model

the **order** in which writes
are **made visible** to other threads

Persistency Model

the **order** in which writes
are **persisted** to NVM

// x=

!! Ex

!! W

y=1

What Can Go Wrong?

Consistency Model

the **order** in which writes
are **made visible** to other threads

Persistency Model

the **order** in which writes
are **persisted** to NVM

NVM Semantics

Consistency + Persistency Model

// x=

!! Ex

!! W

y=1


Outline

1. An *intuitive* account of Intel-x86 persistency: Px86
 - ✦ Warmup: *Sequential* Px86
 - ✦ *Concurrent* Px86
2. A *formal* account Px86: *operational* semantics
3. A *formal* account Px86: *declarative* semantics
4. Other Low-level (hardware) persistency models
5. Further reading


1. An intuitive account of P_x86

Warmup: *Sequential* P_x86

Sequential Hardware




Sequential Hardware



$x := 1$: adds $x := 1$ to memory


Sequential Hardware



$x := 1$: adds $x := 1$ to memory

$a := x$: reads x from memory

Sequential Hardware




$x := 1$: adds $x := 1$ to memory

$a := x$: reads x from memory



memory lost

Sequential Hardware




$x := 1$: adds $x := 1$ to memory


$a := x$: reads x from memory



memory lost



Sequential Hardware




$x := 1$: adds $x := 1$ to **memory**

$a := x$: reads x from **memory**




memory lost



$x := 1$: adds $x := 1$ to **p-buffer**

Sequential Hardware




$x := 1$: adds $x := 1$ to **memory**

$a := x$: reads x from **memory**




memory lost



$x := 1$: adds $x := 1$ to **p-buffer**

$a := x$: if **p-buffer** contains x , reads latest entry
else reads from **memory**

Sequential Hardware




$x := 1$: adds $x := 1$ to **memory**

$a := x$: reads x from **memory**



memory lost




$x := 1$: adds $x := 1$ to **p-buffer**

$a := x$: if **p-buffer** contains x , reads latest entry
else reads from **memory**



p-buffer lost; **memory** *retained*

Sequential Hardware




$x := 1$: adds $x := 1$ to **memory**

$a := x$: reads x from **memory**



memory lost



$x := 1$: adds $x := 1$ to **p-buffer**

$a := x$: if **p-buffer** contains x , reads latest entry
else reads from **memory**




p-buffer lost; **memory** *retained*

unbuffer* : **p-buffer** to **memory**

* at non-deterministic times

Sequential Hardware




$x := 1$: adds $x := 1$ to **memory**

$a := x$: reads x from **memory**



memory lost



$x := 1$: adds $x := 1$ to **p-buffer**

$a := x$: if **p-buffer** contains x , reads latest entry
else reads from **memory**



p-buffer lost; **memory** *retained*

unbuffer* : **p-buffer** to **memory**

Unbuffered at *non-deterministic* points in time

Buffering & unbuffering orders may disagree

* at non-deterministic times

Handling *Relaxed* Persists

```
// x=0; y=0
```

```
x := 1;
```

```
y := 1;
```



```
// recovery routine
```

```
// x=1; y=1 OR x=0; y=0 OR x=1; y=0 OR x=0; y=1
```

!! out of order persists

☛ explicit persists?

Explicit Persists: *Desiderata*

```
// x=0; y=0
x := 1;
☛ persist x;
y := 1;
      ⚡
// recovery routine
// x=1; y=1 OR x=0; y=0 OR x=1; y=0 OR x=0; y=1
```

!! out of order persists

☛ **explicit persists?**

x86 Persists: **clwb**, **clflushopt**, **clflush**

Strength
(ordering constraints)




Performance



x86 Persists: **clwb**, **clflushopt**, **clflush**

Strength
(ordering constraints)




Performance




❖ **clwb** and **clflushopt**: **same ordering** constraints

x86 Persists: **clwb**, **clflushopt**, **clflush**

Strength
(ordering constraints)




Performance



- ❖ **clwb** and **clflushopt**: **same ordering** constraints
- ❖ **clwb** **does not invalidate** cache line
- ❖ **clflushopt** **invalidates** cache line

x86 Persists: **clwb**, **clflushopt**, **clflush**

Strength
(ordering constraints)



Performance



- ❖ **clwb** and **clflushopt**: **same ordering** constraints
- ❖ **clwb** **does not invalidate** cache line
- ❖ **clflushopt** **invalidates** cache line
- ❖ **clflush**: **strongest** ordering constraints; **invalidates** cache line

Strong (Synchronous) Explicit Persists: **clflush**

```
// x=0; y=0  
x := 1;  
✎ clflush x;  
y := 1;
```



// recovery routine

// x=1; y=1 OR ~~x=0; y=0~~ OR x=1; y=0 OR ~~x=0; y=1~~

Weak (Asynchronous) Explicit Persists: **clflushopt** & **clwb**

```
// x=0; y=0  
x := 1;  
✎ clflushopt x / clwb x;  
y := 1;
```



// recovery routine

// x=1; y=1 OR x=0; y=0 OR x=1; y=0 OR x=0; y=1

Weak (Asynchronous) Explicit Persists: **clflushopt** & **clwb**

```
// x=0; y=0  
x := 1;  
✎ clflushopt x / clwb x;  
y := 1;
```

weak explicit persists of x86
are

asynchronous
and can themselves
persist out of order !

// x=1; y=

=0; y=1

Solution: *Persist Sequences*

```
// x=0; y=0
```

```
x := 1;
```

```
clflushopt x/clwb x;
```

```
sfence/mfence/RMW;
```

```
y := 1;
```



```
// recovery routine
```

```
// x=1; y=1 OR x=0; y=0 OR x=1; y=0 OR x=0; y=1
```


Solution: *Persist Sequences*

```
// x=0; y=0
```

```
x := 1;
```

```
clflushopt x/clwb x;
```

```
sfence/mfence/RMW;
```

```
y := 1;
```



```
// recovery routine
```

```
// x=1; y=1 OR x=0; y=0 OR x=1; y=0 OR x=0; y=1
```

❖ **Waits** until earlier writes on **x** are persisted

✓ **synchronous** persists

Solution: *Persist Sequences*

```
// x=0; y=0
```

```
x := 1;
```

```
clflushopt x/clwb x;
```

```
sfence/mfence/RMW;
```

```
y := 1;
```



```
// recovery routine
```

```
// x=1; y=1 OR x=0; y=0 OR x=1; y=0 OR x=0; y=1
```


- ❖ **Waits** until earlier writes on **x** are persisted
- ❖ **Disallows reordering**

- ✓ **synchronous** persists
- ✓ **no out of order** persists


1. An *intuitive* account of P_{x86}

Concurrent P_{x86}

x86: (Volatile) Concurrent Hardware Model (TSO)




x86: (Volatile) Concurrent Hardware Model (TSO)




$x := 1$: adds $x := 1$ to buffer

x86: (Volatile) Concurrent Hardware Model (TSO)



* at non-deterministic times

x86: (Volatile) Concurrent Hardware Model (TSO)




$x := 1$: adds $x := 1$ to **buffer**

unbuffer* : **buffer** to **memory**

$a := x$: if **buffer** contains x , reads latest entry
else reads from **memory**

* at non-deterministic times

x86: (Volatile) Concurrent Hardware Model (TSO)



$x := 1$: adds $x := 1$ to **buffer**

unbuffer* : **buffer** to **memory**


$a := x$: if **buffer** contains x , reads latest entry
else reads from **memory**



buffer and **memory** lost

* at non-deterministic times

Software WMC: Store Buffering




<u>a</u>	<u>b</u>
0	1
1	0
1	1
0	0

possible, due to reordering!




store buffering(SB)




Hardware (Intel x86) WMC: Store Buffering

Hardware (Intel x86) WMC: Store Buffering



Hardware (Intel x86) WMC: Store Buffering



Thread1



✎ $x := 1;$
 $a := y;$

Thread2



✎ $y := 1;$
 $b := x;$

Store Buffering (SB)


Hardware (Intel x86) WMC: Store Buffering



Hardware (Intel x86) WMC: Store Buffering



Hardware (Intel x86) WMC: Store Buffering



Thread1

$x := 1;$



$a := y;$

Thread2



$y := 1;$




$b := x;$

Store Buffering (SB)

Hardware (Intel x86) WMC: Store Buffering



Hardware (Intel x86) WMC: Store Buffering



Thread1

$x := 1;$
 $a := y; \text{ // } 0$




Thread2

$y := 1;$
 $b := x;$



Store Buffering (SB)

Hardware (Intel x86) WMC: Store Buffering



Thread1

$x := 1;$
 $a := y; \text{ // } 0$




Thread2

$y := 1;$
 $b := x;$



Store Buffering (SB)

Hardware (Intel x86) WMC: Store Buffering



Thread1

$x := 1;$
 $a := y; \text{ // } 0$




Thread2

$y := 1;$
 $b := x;$



Store Buffering (SB)

Hardware (Intel x86) WMC: Store Buffering



Thread1

```
x := 1;  
a := y; // 0
```




Thread2

```
y := 1;  
b := x; // 0
```



Store Buffering (SB)

Hardware (Intel x86) WMC: Store Buffering



Thread1

```
x := 1;  
a := y; // 0
```




Thread2

```
y := 1;  
b := x; // 0
```



Store Buffering (SB)

Hardware (Intel x86) WMC: Store Buffering



Thread1

```
x := 1;  
a := y; // 0
```





Thread2

```
y := 1;  
b := x; // 0
```






Store Buffering (SB)


Px86: Persistent & Concurrent x86




Px86: Persistent & Concurrent x86




Persistent x86 (Px86)



Persistent x86 (Px86)




Persistent x86 (Px86)




buffer/unbuffer order: **consistency** model

Persistent x86 (Px86)



Persistent x86 (Px86)



2. A *formal* account of P_x86

Operational Semantics

Px86 Programming Language

Basic domains

$a \in \text{REG}$ Registers

$v \in \text{VAL}$ Values

$\tau \in \text{TID}$ Thread IDs

Px86 Programming Language

Basic domains

$a \in \text{REG}$ Registers

$v \in \text{VAL}$ Values

$\tau \in \text{TID}$ Thread IDs

Expressions and sequential commands

$\text{EXP} \ni e ::= v \mid a \mid e + e \mid \dots$

$\text{PCOM} \ni c ::= \text{load}(x) \mid \text{store}(x, e) \mid \text{CAS}(x, e, e') \mid \text{FAA}(x, e)$
| **mfence** | **sfence** | **flush_{opt} x** | **flush x**

$\text{COM} \ni C ::= e \mid c \mid \text{let } a := C \text{ in } C$
| **if (C) then C else C** | **repeat C**

RMW instructions

Px86 Programming Language

Basic domains

$a \in \text{REG}$ Registers

$v \in \text{VAL}$ Values

$\tau \in \text{TID}$ Thread IDs

Expressions and sequential commands

$\text{EXP} \ni e ::= v \mid a \mid e + e \mid \dots$

$\text{PCOM} \ni c ::= \text{load}(x) \mid \text{store}(x, e) \mid \text{CAS}(x, e, e') \mid \text{FAA}(x, e)$
 $\mid \text{mfence} \mid \text{sfence} \mid \text{flush}_{\text{opt}} x \mid \text{flush } x$

$\text{COM} \ni C ::= e \mid c \mid \text{let } a := C \text{ in } C$
 $\mid \text{if } (C) \text{ then } C \text{ else } C \mid \text{repeat } C$

RMW instructions

used for *persistence*

Px86 Programming Language

Basic domains

$a \in \text{REG}$ Registers

$v \in \text{VAL}$ Values

$\tau \in \text{TID}$ Thread IDs

Expressions and sequential commands

$\text{EXP} \ni e ::= v \mid a \mid e + e \mid \dots$

$\text{PCOM} \ni c ::= \text{load}(x) \mid \text{store}(x, e) \mid \text{CAS}(x, e, e') \mid \text{FAA}(x, e)$
 $\mid \text{mfence} \mid \text{sfence} \mid \text{flush}_{\text{opt}} x \mid \text{flush } x$

RMW instructions

$\text{COM} \ni C ::= e \mid c \mid \text{let } a := C \text{ in } C$

$\mid \text{if } (C) \text{ then } C \text{ else } C \mid \text{repeat } C$

used for *persistence*

Programs

$P \in \text{PROG} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{COM}$

Px86 Operational Semantics
=
Px86 ***Program*** Transitions
+
Px86 ***Storage*** Transitions

- ➡ First formulated by Raad et al. [2]
- ➡ Later simplified by Khyzha and Lahav [3]

Px86 Program Transitions

Thread transitions: $\text{COM} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{COM}$
 $\text{LAB} \triangleq \{(R, x, v), (W, x, v), (U, x, v, v'), \text{MF}, \text{SF}, (\text{FO}, x), (\text{FL}, x) \mid x \in \text{LOC} \wedge v, v' \in \text{VAL}\}$

Px86 Program Transitions

Thread transitions: $\text{COM} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{COM}$
 $\text{LAB} \triangleq \{(R, x, v), (W, x, v), (U, x, v, v'), \text{MF}, \text{SF}, (\text{FO}, x), (\text{FL}, x) \mid x \in \text{LOC} \wedge v, v' \in \text{VAL}\}$

$\frac{}{\text{load}(x) \xrightarrow{\tau:(R,x,v)} v} \text{ (T-READ)}$

$\frac{}{\text{store}(x, v) \xrightarrow{\tau:(W,x,v)} v} \text{ (T-WRITE)}$

Px86 Program Transitions

Thread transitions: $\text{COM} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{COM}$
 $\text{LAB} \triangleq \{(R, x, v), (W, x, v), (U, x, v, v'), \text{MF}, \text{SF}, (\text{FO}, x), (\text{FL}, x) \mid x \in \text{LOC} \wedge v, v' \in \text{VAL}\}$

$\frac{}{\text{load}(x) \xrightarrow{\tau:(R,x,v)} v} \text{ (T-READ)}$

$\frac{}{\text{store}(x, v) \xrightarrow{\tau:(W,x,v)} v} \text{ (T-WRITE)}$

$\frac{}{\text{CAS}(x, v_1, v_2) \xrightarrow{\tau:(U,x,v_1,v_2)} 1} \text{ (T-CAS1)}$

$\frac{v \neq v_1}{\text{CAS}(x, v_1, v_2) \xrightarrow{\tau:(R,x,v)} 0} \text{ (T-CAS0)}$

Px86 Program Transitions

Thread transitions: $\text{COM} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{COM}$
 $\text{LAB} \triangleq \{(R, x, v), (W, x, v), (U, x, v, v'), \text{MF}, \text{SF}, (\text{FO}, x), (\text{FL}, x) \mid x \in \text{LOC} \wedge v, v' \in \text{VAL}\}$

$\frac{}{\text{load}(x) \xrightarrow{\tau:(R,x,v)} v} \text{ (T-READ)}$

$\frac{}{\text{store}(x, v) \xrightarrow{\tau:(W,x,v)} v} \text{ (T-WRITE)}$

$\frac{}{\text{CAS}(x, v_1, v_2) \xrightarrow{\tau:(U,x,v_1,v_2)} 1} \text{ (T-CAS1)}$

$\frac{v \neq v_1}{\text{CAS}(x, v_1, v_2) \xrightarrow{\tau:(R,x,v)} 0} \text{ (T-CAS0)}$

$\frac{}{\text{FAA}(x, v) \xrightarrow{\tau:(U,x,v_0,v_0+v)} v_0} \text{ (T-FAA)}$

Px86 Program Transitions

Thread transitions: $\text{COM} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{COM}$
 $\text{LAB} \triangleq \{(R, x, v), (W, x, v), (U, x, v, v'), \text{MF}, \text{SF}, (\text{FO}, x), (\text{FL}, x) \mid x \in \text{LOC} \wedge v, v' \in \text{VAL}\}$

$\frac{}{\text{load}(x) \xrightarrow{\tau:(R,x,v)} v} \text{ (T-READ)}$

$\frac{}{\text{store}(x, v) \xrightarrow{\tau:(W,x,v)} v} \text{ (T-WRITE)}$

$\frac{}{\text{CAS}(x, v_1, v_2) \xrightarrow{\tau:(U,x,v_1,v_2)} 1} \text{ (T-CAS1)}$

$\frac{v \neq v_1}{\text{CAS}(x, v_1, v_2) \xrightarrow{\tau:(R,x,v)} 0} \text{ (T-CAS0)}$

$\frac{}{\text{FAA}(x, v) \xrightarrow{\tau:(U,x,v_0,v_0+v)} v_0} \text{ (T-FAA)}$

$\frac{}{\text{sfence} \xrightarrow{\tau:\text{SF}} 1} \text{ (T-SF)}$

$\frac{}{\text{mfence} \xrightarrow{\tau:\text{MF}} 1} \text{ (T-MF)}$

Px86 Program Transitions

Thread transitions: $\text{COM} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{COM}$
 $\text{LAB} \triangleq \{(R, x, v), (W, x, v), (U, x, v, v'), \text{MF}, \text{SF}, (\text{FO}, x), (\text{FL}, x) \mid x \in \text{LOC} \wedge v, v' \in \text{VAL}\}$

$\frac{}{\text{load}(x) \xrightarrow{\tau:(R,x,v)} v} \text{ (T-READ)}$

$\frac{}{\text{store}(x, v) \xrightarrow{\tau:(W,x,v)} v} \text{ (T-WRITE)}$

$\frac{}{\text{CAS}(x, v_1, v_2) \xrightarrow{\tau:(U,x,v_1,v_2)} 1} \text{ (T-CAS1)}$

$\frac{v \neq v_1}{\text{CAS}(x, v_1, v_2) \xrightarrow{\tau:(R,x,v)} 0} \text{ (T-CAS0)}$

$\frac{}{\text{FAA}(x, v) \xrightarrow{\tau:(U,x,v_0,v_0+v)} v_0} \text{ (T-FAA)}$

$\frac{}{\text{sfence} \xrightarrow{\tau:\text{SF}} 1} \text{ (T-SF)}$

$\frac{}{\text{mfence} \xrightarrow{\tau:\text{MF}} 1} \text{ (T-MF)}$

$\frac{}{\text{flush } x \xrightarrow{\tau:(\text{FL},x)} 1} \text{ (T-FL)}$

$\frac{}{\text{flush}_{\text{opt}} x \xrightarrow{\tau:(\text{FO},x)} 1} \text{ (T-FO)}$

Px86 Program Transitions

Thread transitions: $\text{COM} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{COM}$
 $\text{LAB} \triangleq \{(R, x, v), (W, x, v), (U, x, v, v'), \text{MF}, \text{SF}, (\text{FO}, x), (\text{FL}, x) \mid x \in \text{LOC} \wedge v, v' \in \text{VAL}\}$

$$\frac{C_1 \xrightarrow{\tau:l} C'_1}{\text{let } a := C_1 \text{ in } C_2 \xrightarrow{\tau:l} \text{let } a := C'_1 \text{ in } C_2} \quad (\text{T-LET1})$$

$$\frac{}{\text{let } a := v \text{ in } C \xrightarrow{\tau:\epsilon} C[v/a]} \quad (\text{T-LET2})$$

Px86 Program Transitions

Thread transitions: $\text{COM} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{COM}$
 $\text{LAB} \triangleq \{(R, x, v), (W, x, v), (U, x, v, v'), \text{MF}, \text{SF}, (\text{FO}, x), (\text{FL}, x) \mid x \in \text{LOC} \wedge v, v' \in \text{VAL}\}$

$$\frac{C_1 \xrightarrow{\tau:l} C'_1}{\text{let } a:=C_1 \text{ in } C_2 \xrightarrow{\tau:l} \text{let } a:=C'_1 \text{ in } C_2} \quad (\text{T-LET1})$$

$$\frac{}{\text{let } a:=v \text{ in } C \xrightarrow{\tau:\epsilon} C[v/a]} \quad (\text{T-LET2})$$

$$\frac{C \xrightarrow{\tau:l} C'}{\text{if } (C) \text{ then } C_1 \text{ else } C_2 \xrightarrow{\tau:l} \text{if } (C') \text{ then } C_1 \text{ else } C_2} \quad (\text{T-IF1})$$

$$\frac{v \neq 0 \Rightarrow C=C_1 \quad v=0 \Rightarrow C=C_2}{\text{if } (v) \text{ then } C_1 \text{ else } C_2 \xrightarrow{\tau:\epsilon} C} \quad (\text{T-IF2})$$

Px86 Program Transitions

Thread transitions: $\text{COM} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{COM}$
 $\text{LAB} \triangleq \{(R, x, v), (W, x, v), (U, x, v, v'), \text{MF}, \text{SF}, (\text{FO}, x), (\text{FL}, x) \mid x \in \text{LOC} \wedge v, v' \in \text{VAL}\}$

$$\frac{C_1 \xrightarrow{\tau:l} C'_1}{\text{let } a:=C_1 \text{ in } C_2 \xrightarrow{\tau:l} \text{let } a:=C'_1 \text{ in } C_2} \quad (\text{T-LET1})$$

$$\frac{}{\text{let } a:=v \text{ in } C \xrightarrow{\tau:\epsilon} C[v/a]} \quad (\text{T-LET2})$$

$$\frac{C \xrightarrow{\tau:l} C'}{\text{if } (C) \text{ then } C_1 \text{ else } C_2 \xrightarrow{\tau:l} \text{if } (C') \text{ then } C_1 \text{ else } C_2} \quad (\text{T-IF1})$$

$$\frac{v \neq 0 \Rightarrow C=C_1 \quad v=0 \Rightarrow C=C_2}{\text{if } (v) \text{ then } C_1 \text{ else } C_2 \xrightarrow{\tau:\epsilon} C} \quad (\text{T-IF2})$$

$$\frac{}{\text{repeat } C \xrightarrow{\tau:\epsilon} \text{if } (C) \text{ then } (\text{repeat } C) \text{ else } 0} \quad (\text{T-REPEAT})$$


Px86 Program Transitions

Thread transitions: $\text{COM} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{COM}$
 $\text{LAB} \triangleq \{(R, x, v), (W, x, v), (U, x, v, v'), \text{MF}, \text{SF}, (\text{FO}, x), (\text{FL}, x) \mid x \in \text{LOC} \wedge v, v' \in \text{VAL}\}$


Program transitions: $\text{PROG} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{PROG}$

$$\frac{P(\tau) \xrightarrow{\tau:l} C}{P \xrightarrow{\tau:l} P[\tau \mapsto C]} \quad (\text{PROG})$$

Px86 Storage System




Px86 Storage System



$$M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL}$$


Px86 Storage System



$$M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL}$$

$$B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF}$$

Px86 Storage System




buffer/unbuffer order: consistency model
→ *execution reordering*

$$M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL}$$

$$B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF}$$

Px86 Storage System



buffer/unbuffer order: consistency model
 → *execution reordering*


		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
A	Read	✓	✓	✓	✓	✓	✓	✓
B	Write	✗	✓	✓	✓	✓	sloc	✓
C	RMW	✓	✓	✓	✓	✓	✓	✓
D	mfence	✓	✓	✓	✓	✓	✓	✓
E	sfence	✗	✓	✓	✓	✓	✓	✓
F	flush_{opt}	✗	✗	✓	✓	✓	✗	sloc
G	flush	✗	✓	✓	✓	✓	sloc	✓

Order preserved? ✓ : yes ✗ : no **sloc** : iff on the same location

$$M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL}$$

$$B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF}$$

Px86 Storage System



buffer/unbuffer order: consistency model
→ **execution reordering**

Earlier in Program Order

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
A	Read	✓	✓	✓	✓	✓	✓	✓
B	Write	✗	✓	✓	✓	✓	sloc	✓
C	RMW	✓	✓	✓	✓	✓	✓	✓
D	mfence	✓	✓	✓	✓	✓	✓	✓
E	sfence	✗	✓	✓	✓	✓	✓	✓
F	flush_{opt}	✗	✗	✓	✓	✓	✗	sloc
G	flush	✗	✓	✓	✓	✓	sloc	✓

Order preserved? ✓: yes ✗: no **sloc** : iff on the same location


- ❖ Reads reordered before writes/sfence/flush_{opt}/flush
- **delay** writes/sfence/flush_{opt}/flush execution in thread buffers

$$M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL}$$

$$B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF}$$

$$b \in \text{BUFF} \triangleq \text{SEQ} \left\langle \left\{ (W, x, v), (FL, x), (FO, x), SF \mid x \in \text{LOC} \wedge v \in \text{VAL} \right\} \right\rangle$$

Px86 Storage System



buffer/unbuffer order: consistency model
→ **execution reordering**

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush _{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush _{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

Order preserved? ✓: yes ✗: no sloc: iff on the same location


- ❖ Reads reordered before writes/sfence/flush_{opt}/flush
→ **delay** writes/sfence/flush_{opt}/flush execution in thread buffers
- ❖ flush_{opt} reordered w.r.t. writes/flush_{opt}/flush on diff. locations
→ their buffer/unbuffer orders (in thread buffers) can disagree
- ❖ writes/flush/sfence ordered w.r.t. one another
→ their buffer/unbuffer orders agree (FIFO)

$$M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL}$$

$$B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF}$$


$$b \in \text{BUFF} \triangleq \text{SEQ} \left\langle \left\{ (W, x, v), (FL, x), (FO, x), SF \mid x \in \text{LOC} \wedge v \in \text{VAL} \right\} \right\rangle$$

Px86 Storage System



buffer/unbuffer order: persistency model
→ ***persist reordering***

Px86 Storage System




- ❖ Persisting writes may be **delayed**
- ❖ Writes on different locations persist in different orders
 - **per-location persist buffers**
 - record & delay writes in pbuff

buffer/unbuffer order: persistency model
→ **persist reordering**

$$PB \in \text{PBM}_{\text{AP}} \triangleq \text{Loc} \xrightarrow{\text{fin}} \text{PBUFF}$$

$$pb \in \text{PBUFF} \triangleq \text{SEQ} \left\langle \left\{ w(v) \mid v \in \text{VAL} \right\} \right\rangle$$

Px86 Storage System




- ❖ Persisting writes may be **delayed**
- ❖ Writes on different locations persist in different orders
 → **per-location persist buffers**
 → record & delay writes in pbuff
- ❖ flush executed **synchronously**
 → no need to delay/record them in pbuff

buffer/unbuffer order: persistency model
 → **persist reordering**

$$PB \in \text{PBM}_{\text{AP}} \triangleq \text{Loc} \xrightarrow{\text{fin}} \text{PBUFF}$$

$$pb \in \text{PBUFF} \triangleq \text{SEQ} \left\langle \left\{ w(v) \mid v \in \text{VAL} \right\} \right\rangle$$

Px86 Storage System




- ❖ Persisting writes may be **delayed**
- ❖ Writes on different locations persist in different orders
→ **per-location persist buffers**
→ record & delay writes in pbuff
- ❖ flush executed **synchronously**
→ no need to delay/record them in pbuff
- ❖ flush_{opt} executed **asynchronously**
→ record & delay them in pbuff

buffer/unbuffer order: persistency model
→ **persist reordering**

$$PB \in \text{PBM}_{\text{AP}} \triangleq \text{Loc} \xrightarrow{\text{fin}} \text{PBUFF}$$

$$pb \in \text{PBUFF} \triangleq \text{SEQ} \left\langle \left\{ w(v), fo(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID} \right\} \right\rangle$$

Px86 Storage System




- ❖ Persisting writes may be **delayed**
- ❖ Writes on different locations persist in different orders
→ **per-location persist buffers**
→ record & delay writes in pbuff
- ❖ flush executed **synchronously**
→ no need to delay/record them in pbuff
- ❖ flush_{opt} executed **asynchronously**
→ record & delay them in pbuff
- ❖ flush_{opt} + sfence/mfence/RMW = **persist sequence**
→ ensure no flush_{opt} in pbuff

buffer/unbuffer order: persistency model
→ **persist reordering**

$$PB \in \text{PBMAP} \triangleq \text{Loc} \xrightarrow{\text{fin}} \text{PBUFF}$$

$$pb \in \text{PBUFF} \triangleq \text{SEQ} \left\langle \left\{ w(v), fo(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID} \right\} \right\rangle$$

Px86 Storage System



- ❖ Persisting writes may be **delayed**
- ❖ Writes on different locations persist in different orders
→ **per-location persist buffers**
→ record & delay writes in pbuff
- ❖ flush executed **synchronously**
→ no need to delay/record them in pbuff
- ❖ flush_{opt} executed **asynchronously**
→ record & delay them in pbuff
- ❖ flush_{opt} + sfence/mfence/RMW = **persist sequence**
→ ensure no flush_{opt} in pbuff


buffer/unbuffer order: persistency model
→ **persist reordering**

$$PB \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF}$$

$$pb \in \text{PBUFF} \triangleq \text{SEQ} \left\langle \left\{ w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID} \right\} \right\rangle$$

simplification due to
Khyzha & Lahav [3]

Px86 Storage System



- ❖ Persisting writes may be **delayed**
- ❖ Writes on different locations persist in different orders
→ **per-location persist buffers**
→ record & delay writes in pbuff
- ❖ flush executed **synchronously**
→ no need to delay/record them in pbuff
- ❖ flush_{opt} executed **asynchronously**
→ record & delay them in pbuff
- ❖ flush_{opt} + sfence/mfence/RMW = **persist sequence**
→ ensure no flush_{opt} in pbuff

buffer/unbuffer order: persistency model
→ **persist reordering**

$$PB \in \text{PBMAP} \triangleq \text{Loc} \xrightarrow{\text{fin}} \text{PBUFF}$$

$$pb \in \text{PBUFF} \triangleq \text{SEQ} \left\langle \left\{ w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID} \right\} \right\rangle$$

simplification due to
Khyzha & Lahav [3]

➔ Original model by Raad et al. [2] : one pbuff for **all** locations

Px86 Storage Transitions: Execution

$$\begin{array}{l}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} \qquad \qquad \qquad \text{PB} \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} \qquad \qquad \qquad \text{B} \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 \text{pb} \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} \rangle \quad \text{b} \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (\text{FL}, x), (\text{FO}, x), \text{SF} \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \rangle \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}
 \end{array}$$

Px86 Storage Transitions: Execution

$$\begin{array}{lll}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} & PB \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} & B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 pb \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), fo(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} & b \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (FL, x), (FO, x), SF \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}
 \end{array}$$

$$\frac{B(\tau)=b}{M, PB, B \xrightarrow{\tau:(W,x,v)} M, PB, B[\tau \mapsto b.(W, x, v)]} \quad (\text{M-WRITE})$$

Px86 Storage Transitions: Execution

$$\begin{array}{l}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} \qquad \text{PB} \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} \qquad B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 \text{pb} \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} \rangle \quad b \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (\text{FL}, x), (\text{FO}, x), \text{SF} \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \rangle \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}
 \end{array}$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:(W,x,v)} M, \text{PB}, B[\tau \mapsto b.(W, x, v)]} \quad (\text{M-WRITE})$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:(\text{FL},x)} M, \text{PB}, B[\tau \mapsto b.(\text{FL}, x)]} \quad (\text{M-FL})$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:(\text{FO},x)} M, \text{PB}, B[\tau \mapsto b.(\text{FO}, x)]} \quad (\text{M-FO})$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:\text{SF}} M, \text{PB}, B[\tau \mapsto b.\text{SF}]} \quad (\text{M-SF})$$

Px86 Storage Transitions: Execution

$$\begin{array}{l}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} \qquad \text{PB} \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} \qquad B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 \text{pb} \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} \rangle \quad b \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (\text{FL}, x), (\text{FO}, x), \text{SF} \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \rangle \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}
 \end{array}$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:(W,x,v)} M, \text{PB}, B[\tau \mapsto b.(W, x, v)]} \quad (\text{M-WRITE})$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:(\text{FL},x)} M, \text{PB}, B[\tau \mapsto b.(\text{FL}, x)]} \quad (\text{M-FL})$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:(\text{FO},x)} M, \text{PB}, B[\tau \mapsto b.(\text{FO}, x)]} \quad (\text{M-FO})$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:\text{SF}} M, \text{PB}, B[\tau \mapsto b.\text{SF}]} \quad (\text{M-SF})$$

$$\frac{B(\tau)=b \quad \text{rd}(M, \text{PB}, b, x)=v}{M, \text{PB}, B \xrightarrow{\tau:(R,x,v)} M, \text{PB}, B} \quad (\text{M-READ})$$

$$\text{rd}(M, \text{PB}, b, x) \triangleq \begin{cases} v & \text{if } \exists S_1, S_2. b=S_1.(W, x, v).S_2 \wedge \forall v'. (W, x, v') \notin S_2 \\ v & \text{else if } \exists S_1, S_2. \text{PB}(x)=S_1.w(v).S_2 \wedge \forall v'. w(v') \notin S_2 \\ M(x) & \text{otherwise} \end{cases}$$

Px86 Storage Transitions: Execution

$$\begin{aligned}
 M \in \text{MEM} &\triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} & PB \in \text{PBMAP} &\triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} & B \in \text{BMAP} &\triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 pb \in \text{PBUFF} &\triangleq \text{SEQ} \langle \{w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} \rangle & b \in \text{BUFF} &\triangleq \text{SEQ} \langle \{(W, x, v), (\text{FL}, x), (\text{FO}, x), \text{SF} \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \rangle
 \end{aligned}$$

Storage transitions: $\text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}$

$$\frac{B(\tau)=b}{M, PB, B \xrightarrow{\tau:(W,x,v)} M, PB, B[\tau \mapsto b.(W, x, v)]} \quad (\text{M-WRITE})$$

$$\frac{B(\tau)=b}{M, PB, B \xrightarrow{\tau:(\text{FL},x)} M, PB, B[\tau \mapsto b.(\text{FL}, x)]} \quad (\text{M-FL})$$

$$\frac{B(\tau)=b}{M, PB, B \xrightarrow{\tau:(\text{FO},x)} M, PB, B[\tau \mapsto b.(\text{FO}, x)]} \quad (\text{M-FO})$$

$$\frac{B(\tau)=b}{M, PB, B \xrightarrow{\tau:\text{SF}} M, PB, B[\tau \mapsto b.\text{SF}]} \quad (\text{M-SF})$$

$$\frac{B(\tau)=b \quad \text{rd}(M, PB, b, x)=v}{M, PB, B \xrightarrow{\tau:(R,x,v)} M, PB, B} \quad (\text{M-READ})$$

$$\frac{B(\tau)=\epsilon \quad \forall x. \text{fo}(\tau) \notin PB(x)}{M, PB, B \xrightarrow{\tau:\text{MF}} M, PB, B} \quad (\text{M-MF})$$

$$\text{rd}(M, PB, b, x) \triangleq \begin{cases} v & \text{if } \exists S_1, S_2. b=S_1.(W, x, v).S_2 \wedge \forall v'. (W, x, v') \notin S_2 \\ v & \text{else if } \exists S_1, S_2. PB(x)=S_1.w(v).S_2 \wedge \forall v'. w(v') \notin S_2 \\ M(x) & \text{otherwise} \end{cases}$$

flush_{opt} + mfence/RMW = **persist sequence**
 → ensure no flush_{opt} in pbuff

Px86 Storage Transitions: Execution

$$\begin{array}{l}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} \qquad \text{PB} \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} \qquad B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 \text{pb} \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} \rangle \quad b \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (\text{FL}, x), (\text{FO}, x), \text{SF} \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \rangle \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}
 \end{array}$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:(W,x,v)} M, \text{PB}, B[\tau \mapsto b.(W, x, v)]} \quad (\text{M-WRITE})$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:(\text{FL},x)} M, \text{PB}, B[\tau \mapsto b.(\text{FL}, x)]} \quad (\text{M-FL})$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:(\text{FO},x)} M, \text{PB}, B[\tau \mapsto b.(\text{FO}, x)]} \quad (\text{M-FO})$$

$$\frac{B(\tau)=b}{M, \text{PB}, B \xrightarrow{\tau:\text{SF}} M, \text{PB}, B[\tau \mapsto b.\text{SF}]} \quad (\text{M-SF})$$

$$\frac{B(\tau)=b \quad \text{rd}(M, \text{PB}, b, x)=v}{M, \text{PB}, B \xrightarrow{\tau:(R,x,v)} M, \text{PB}, B} \quad (\text{M-READ})$$

$$\frac{B(\tau)=\epsilon \quad \forall x. \text{fo}(\tau) \notin \text{PB}(x)}{M, \text{PB}, B \xrightarrow{\tau:\text{MF}} M, \text{PB}, B} \quad (\text{M-MF})$$

$$\frac{B(\tau)=\epsilon \quad \text{rd}(M, \text{PB}, \epsilon, x)=v_r \quad \text{PB}(x) = \text{pb} \quad \forall x. \text{fo}(\tau) \notin \text{PB}(x)}{M, \text{PB}, B \xrightarrow{\tau:(U,x,v_r,v_w)} M, \text{PB}[x \mapsto \text{pb}.w(v_w)], B} \quad (\text{M-RMW})$$

$$\text{rd}(M, \text{PB}, b, x) \triangleq \begin{cases} v & \text{if } \exists S_1, S_2. b=S_1.(W, x, v).S_2 \wedge \forall v'. (W, x, v') \notin S_2 \\ v & \text{else if } \exists S_1, S_2. \text{PB}(x)=S_1.w(v).S_2 \wedge \forall v'. w(v') \notin S_2 \\ M(x) & \text{otherwise} \end{cases}$$

flush_{opt} + mfence/RMW = **persist sequence**
 → ensure no flush_{opt} in pbuff

Px86 Storage Transitions: Delayed Propagation

$$\begin{array}{lll}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} & \text{PB} \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} & \text{B} \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 \text{pb} \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} \rangle & \text{b} \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (\text{FL}, x), (\text{FO}, x), \text{SF} \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \rangle & \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP} & &
 \end{array}$$

Px86 Storage Transitions: Delayed Propagation

$$\begin{array}{l}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} \qquad \text{PB} \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} \qquad \text{B} \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 \text{pb} \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} \rangle \quad \text{b} \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (\text{FL}, x), (\text{FO}, x), \text{SF} \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \rangle \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}
 \end{array}$$

$$\frac{B(\tau) = (W, x, v).b' \quad \text{PB}(x) = \text{pb}}{M, \text{PB}, B \xrightarrow{\tau:\epsilon} M, \text{PB}[x \mapsto \text{pb}.w(v)], B[\tau \mapsto b']} \quad (\text{M-PROP W})$$

- ❖ writes/flush/sfence ordered w.r.t. one another → their buffer/unbuffer orders agree (FIFO)
- ❖ Persisting writes may be **delayed** → record & delay writes in pbuff

Px86 Storage Transitions: Delayed Propagation

$$\begin{array}{l}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} \qquad \text{PB} \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} \qquad B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 \text{pb} \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} \rangle \quad b \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (\text{FL}, x), (\text{FO}, x), \text{SF} \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \rangle \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}
 \end{array}$$

$$\frac{B(\tau) = (W, x, v).b' \quad \text{PB}(x) = \text{pb}}{M, \text{PB}, B \xrightarrow{\tau:\epsilon} M, \text{PB}[x \mapsto \text{pb}.w(v)], B[\tau \mapsto b']} \quad (\text{M-PROP}W)$$

$$\frac{B(\tau) = (\text{FL}, x).b' \quad \text{PB}(x) = \epsilon}{M, \text{PB}, B \xrightarrow{\tau:\epsilon} M, \text{PB}, B[\tau \mapsto b']} \quad (\text{M-PROP}FL)$$

- ❖ writes/flush/sfence ordered w.r.t. one another → their buffer/unbuffer orders agree (FIFO)
- ❖ Persisting writes may be **delayed** → record & delay writes in pbuff
- ❖ flush executed **synchronously** → no need to delay/record them in pbuff

Px86 Storage Transitions: Delayed Propagation

$$\begin{array}{l}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} \qquad \text{PB} \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} \qquad B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 \text{pb} \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} \rangle \quad b \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (\text{FL}, x), (\text{FO}, x), \text{SF} \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \rangle \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}
 \end{array}$$

$$\frac{B(\tau) = (W, x, v).b' \quad \text{PB}(x) = \text{pb}}{M, \text{PB}, B \xrightarrow{\tau:\epsilon} M, \text{PB}[x \mapsto \text{pb}.w(v)], B[\tau \mapsto b']} \quad (\text{M-PROP}W)$$

$$\frac{B(\tau) = (\text{FL}, x).b' \quad \text{PB}(x) = \epsilon}{M, \text{PB}, B \xrightarrow{\tau:\epsilon} M, \text{PB}, B[\tau \mapsto b']} \quad (\text{M-PROP}FL)$$

$$\frac{B(\tau) = \text{SF}.b \quad \forall x. \text{fo}(\tau) \notin \text{PB}(x)}{M, \text{PB}, B \xrightarrow{\tau:\epsilon} M, \text{PB}, B[\tau \mapsto b]} \quad (\text{M-PROP}SF)$$

- ❖ writes/flush/sfence ordered w.r.t. one another → their buffer/unbuffer orders agree (FIFO)
- ❖ Persisting writes may be **delayed** → record & delay writes in pbuff
- ❖ flush executed **synchronously** → no need to delay/record them in pbuff
- ❖ $\text{flush}_{\text{opt}} + \text{sfence/mfence/RMW} = \textbf{persist sequence}$ → ensure no $\text{flush}_{\text{opt}}$ in pbuff

Px86 Storage Transitions: Delayed Propagation

$$\begin{array}{l}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} \qquad \text{PB} \in \text{PBM}_{\text{AP}} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} \qquad B \in \text{BMA}_{\text{P}} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 \text{pb} \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), \text{fo}(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} \rangle \quad b \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (\text{FL}, x), (\text{FO}, x), \text{SF} \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \rangle \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBM}_{\text{AP}} \times \text{BMA}_{\text{P}} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBM}_{\text{AP}} \times \text{BMA}_{\text{P}}
 \end{array}$$

$$\frac{B(\tau) = (W, x, v).b' \quad \text{PB}(x) = \text{pb}}{M, \text{PB}, B \xrightarrow{\tau:\epsilon} M, \text{PB}[x \mapsto \text{pb}.w(v)], B[\tau \mapsto b']} \quad (\text{M-PROP}W)$$

$$\frac{B(\tau) = (\text{FL}, x).b' \quad \text{PB}(x) = \epsilon}{M, \text{PB}, B \xrightarrow{\tau:\epsilon} M, \text{PB}, B[\tau \mapsto b']} \quad (\text{M-PROP}FL)$$

$$\frac{B(\tau) = \text{SF}.b \quad \forall x. \text{fo}(\tau) \notin \text{PB}(x)}{M, \text{PB}, B \xrightarrow{\tau:\epsilon} M, \text{PB}, B[\tau \mapsto b]} \quad (\text{M-PROP}SF)$$

$$\frac{B(\tau) = b_1.(\text{FO}, x).b_2 \quad \text{PB}(x) = \text{pb} \quad \text{SF}, (W, x, -), (\text{FO}, x), (\text{FL}, x) \notin b_1}{M, \text{PB}, B \xrightarrow{\tau:\epsilon} M, \text{PB}[x \mapsto \text{pb}.fo(\tau)], B[\tau \mapsto b_1.b_2]} \quad (\text{M-PROP}FO)$$

- ❖ writes/flush/sfence ordered w.r.t. one another → their buffer/unbuffer orders agree (FIFO)
- ❖ Persisting writes may be **delayed** → record & delay writes in pbuff
- ❖ flush executed **synchronously** → no need to delay/record them in pbuff
- ❖ $\text{flush}_{\text{opt}} + \text{sfence/mfence/RMW} = \text{persist sequence}$ → ensure no $\text{flush}_{\text{opt}}$ in pbuff
- ❖ $\text{flush}_{\text{opt}}$ executed **asynchronously** → record & delay them in pbuff
- ❖ $\text{flush}_{\text{opt}}$ reordered w.r.t. writes/flush_{opt}/flush on diff. locations → their buffer/unbuffer orders can disagree

Px86 Storage Transitions: Delayed Persists

$$\begin{array}{lll}
 M \in \text{MEM} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{VAL} & PB \in \text{PBMAP} \triangleq \text{LOC} \xrightarrow{\text{fin}} \text{PBUFF} & B \in \text{BMAP} \triangleq \text{TID} \xrightarrow{\text{fin}} \text{BUFF} \\
 pb \in \text{PBUFF} \triangleq \text{SEQ} \langle \{w(v), fo(\tau) \mid v \in \text{VAL} \wedge \tau \in \text{TID}\} & b \in \text{BUFF} \triangleq \text{SEQ} \langle \{(W, x, v), (FL, x), (FO, x), SF \mid x \in \text{LOC} \wedge v \in \text{VAL}\} \\
 \textbf{Storage transitions: } \text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}
 \end{array}$$

$$\frac{PB(x) = w(v).pb}{M, PB, B \xrightarrow{\tau:\epsilon} M[x \mapsto v], PB[x \mapsto pb], B} \quad (\text{M-PERSISTW})$$

$$\frac{PB(x) = fo(\tau).pb}{M, PB, B \xrightarrow{\tau:\epsilon} M, PB[x \mapsto pb], B} \quad (\text{M-PERSISTFO})$$

Px86 Operational Semantics

Program transitions: $\text{PROG} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{PROG}$

Storage transitions: $\text{MEM} \times \text{PBM}_{\text{AP}} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBM}_{\text{AP}} \times \text{BMAP}$

Px86 Operational Semantics

Program transitions: $\text{PROG} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{PROG}$

Storage transitions: $\text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}$

Operational semantics: $\text{PROG} \times \text{MEM} \times \text{PBMAP} \times \text{BMAP} \Rightarrow \text{PROG} \times \text{MEM} \times \text{PBMAP} \times \text{BMAP}$

Px86 Operational Semantics

Program transitions: $\text{PROG} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{PROG}$

Storage transitions: $\text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}$

Operational semantics: $\text{PROG} \times \text{MEM} \times \text{PBMAP} \times \text{BMAP} \Rightarrow \text{PROG} \times \text{MEM} \times \text{PBMAP} \times \text{BMAP}$

$$\frac{P \xrightarrow{\tau:\epsilon} P'}{P, M, PB, B \Rightarrow P', M, PB, B} \text{ (SILENTP)}$$

Px86 Operational Semantics

Program transitions: $\text{PROG} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{PROG}$

Storage transitions: $\text{MEM} \times \text{PbMap} \times \text{BMap} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PbMap} \times \text{BMap}$

Operational semantics: $\text{PROG} \times \text{MEM} \times \text{PbMap} \times \text{BMap} \Rightarrow \text{PROG} \times \text{MEM} \times \text{PbMap} \times \text{BMap}$

$$\frac{P \xrightarrow{\tau:\epsilon} P'}{P, M, PB, B \Rightarrow P', M, PB, B} \text{ (SILENTP)}$$

$$\frac{M, PB, B \xrightarrow{\tau:\epsilon} M', PB', B'}{P, M, PB, B \Rightarrow P, M', PB', B'} \text{ (SILENTS)}$$

Px86 Operational Semantics

Program transitions: $\text{PROG} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{PROG}$

Storage transitions: $\text{MEM} \times \text{PBMAP} \times \text{BMAP} \xrightarrow{\text{TID:LAB} \cup \{\epsilon\}} \text{MEM} \times \text{PBMAP} \times \text{BMAP}$

Operational semantics: $\text{PROG} \times \text{MEM} \times \text{PBMAP} \times \text{BMAP} \Rightarrow \text{PROG} \times \text{MEM} \times \text{PBMAP} \times \text{BMAP}$

$$\frac{P \xrightarrow{\tau:\epsilon} P'}{P, M, PB, B \Rightarrow P', M, PB, B} \text{ (SILENTP)}$$

$$\frac{M, PB, B \xrightarrow{\tau:\epsilon} M', PB', B'}{P, M, PB, B \Rightarrow P, M', PB', B'} \text{ (SILENTS)}$$

$$\frac{P \xrightarrow{\tau:l} P' \quad M, PB, B \xrightarrow{\tau:l} M', PB', B'}{P, M, PB, B \Rightarrow P', M', PB', B'} \text{ (STEP)}$$

3. A *formal* account of P_x86

Declarative Semantics

Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of ***consistent executions (graphs)***

Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of ***consistent executions (graphs)***
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$
- ❖ E is the set of *events* (graph nodes), including initialisation writes

Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of **consistent executions (graphs)**
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$
- ❖ E is the set of *events* (graph nodes), including initialisation writes
 - each event is of the form (n, τ, l)
 - unique event id
 - thread id

Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of **consistent executions (graphs)**

- ❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$

- ❖ E is the set of *events* (graph nodes), including initialisation writes

- each event is of the form (n, τ, l)

unique event id

thread id

event label: $W(x, v), R(x, v), U(x, v, v'), MF, SF, FL(x), FO(x)$

Declarative Consistency Semantics (w/o Persistency)

❖ Represent program behaviours as a set of **consistent executions (graphs)**

❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$


❖ E is the set of *events* (graph nodes), including initialisation writes

▸ each event is of the form (n, τ, l)

unique event id

thread id

event label: $W(x, v), R(x, v), U(x, v, v'), MF, SF, FL(x), FO(x)$



Declarative Consistency Semantics (w/o Persistency)

❖ Represent program behaviours as a set of **consistent executions (graphs)**

❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$



❖ E is the set of *events* (graph nodes), including initialisation writes

▸ each event is of the form (n, τ, l)

unique event id



thread id

event label: $W(x, v), R(x, v), U(x, v, v'), MF, SF, FL(x), FO(x)$





Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of **consistent executions (graphs)**
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$
- ❖ E is the set of *events* (graph nodes), including initialisation writes
- ❖ po , rf and mo are *relations* on events (graph edges)
 - ▶ po is the *program order*: strict total order on events of the same thread





Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of **consistent executions (graphs)**
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$
- ❖ E is the set of *events* (graph nodes), including initialisation writes
- ❖ po , rf and mo are *relations* on events (graph edges)
 - ▶ po is the *program order*: strict total order on events of the same thread





Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of **consistent executions (graphs)**
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$
- ❖ E is the set of *events* (graph nodes), including initialisation writes
- ❖ po , rf and mo are *relations* on events (graph edges)
 - ▶ po is the *program order*: strict total order on events of the same thread
 - ▶ rf is the *reads-from* relation: relating each read/update to exactly one write/update on the same location with the same value





Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of **consistent executions (graphs)**
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$
- ❖ E is the set of *events* (graph nodes), including initialisation writes
- ❖ po , rf and mo are *relations* on events (graph edges)
 - ▶ po is the *program order*: strict total order on events of the same thread
 - ▶ rf is the *reads-from* relation: relating each read/update to exactly one write/update on the same location with the same value





Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of **consistent executions (graphs)**
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$
- ❖ E is the set of *events* (graph nodes), including initialisation writes
- ❖ po , rf and mo are *relations* on events (graph edges)
 - ▶ po is the *program order*: strict total order on events of the same thread
 - ▶ rf is the *reads-from* relation: relating each read/update to exactly one write/update on the same location with the same value
 - ▶ mo is the *modification order*: strict total order on the writes/updates of the same location





Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of **consistent executions (graphs)**
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$
- ❖ E is the set of *events* (graph nodes), including initialisation writes
- ❖ po , rf and mo are *relations* on events (graph edges)
 - ▶ po is the *program order*: strict total order on events of the same thread
 - ▶ rf is the *reads-from* relation: relating each read/update to exactly one write/update on the same location with the same value
 - ▶ mo is the *modification order*: strict total order on the writes/updates of the same location
 - ▶ Derived relation, $rb = rf^{-1} \circ mo$, is the *reads-before* relation



Declarative Consistency Semantics (w/o Persistency)

- ❖ Represent program behaviours as a set of **consistent executions (graphs)**
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo \rangle$
- ❖ E is the set of *events* (graph nodes), including initialisation writes
- ❖ po , rf and mo are *relations* on events (graph edges)
 - ▶ po is the *program order*: strict total order on events of the same thread
 - ▶ rf is the *reads-from* relation: relating each read/update to exactly one write/update on the same location with the same value
 - ▶ mo is the *modification order*: strict total order on the writes/updates of the same location
 - ▶ Derived relation, $rb = rf^{-1} \circ mo$, is the *reads-before* relation



Consistent Executions (w/o Persistency)

❖ What is a ***consistent*** execution?

Consistent Executions (w/o Persistency)

- ❖ What is a **consistent** execution?
 - ▶ Depends on the (concurrency) memory model

Consistent Executions (w/o Persistency)

- ❖ What is a **consistent** execution?
 - ▶ Depends on the (concurrency) memory model
 - ▶ Intel-x86 consistency:

$$rf_i \cup mo_i \cup rb_i \subseteq po$$

(Internal)

R_i : internal (same-thread) subset of R

R_e : external (diff.-thread) subset of R : $R \setminus R_i$

Consistent Executions (w/o Persistency)

- ❖ What is a **consistent** execution?
 - ▶ Depends on the (concurrency) memory model
 - ▶ Intel-x86 consistency:

$$rf_i \cup mo_i \cup rbi \subseteq po$$

$$\text{irreflexive}(ob) \quad ob = (ppo \cup rfe \cup moe \cup rbe)^+$$

(Internal)
(External)

R_i : internal (same-thread) subset of R

R_e : external (diff.-thread) subset of R : $R \setminus R_i$

Consistent Executions (w/o Persistency)

❖ What is a **consistent** execution?

- Depends on the (concurrency) memory model
- Intel-x86 consistency:

$$r_i \cup m_i \cup r_b \subseteq po$$

$$irreflexive(ob) \quad ob = (ppo \cup rfe \cup m_o \cup rbe)^+$$

preserved program order: sloc or ✓ in table

(Internal)
(External)

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

R_i : internal (same-thread) subset of R

R_e : external (diff.-thread) subset of R : $R \setminus R_i$

Consistent Executions (w/o Persistency)

❖ What is a **consistent** execution?

- Depends on the (concurrency) memory model
- Intel-x86 consistency:



$$rfi \cup moi \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (ppo \cup rfe \cup moe \cup rbe)^+$$

preserved program order: sloc or ✓ in table

(Internal)
(External)

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush _{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush _{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓



R_i : internal (same-thread) subset of R

R_e : external (diff.-thread) subset of R : $R \setminus R_i$

Consistent Executions (w/o Persistency)

❖ What is a **consistent** execution?

- Depends on the (concurrency) memory model
- Intel-x86 consistency:



$$rfi \cup moi \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (ppo \cup rfe \cup moe \cup rbe)^+$$

preserved program order: sloc or ✓ in table

(Internal)
(External)

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush _{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush _{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓



x86-consistent execution

R_i : internal (same-thread) subset of R

R_e : external (diff.-thread) subset of R : $R \setminus R_i$

Declarative Consistency & Persistency Semantics



- ❖ Represent program behaviours as a set of consistent **& *persistent*** executions

Declarative Consistency & Persistency Semantics

- ❖ Represent program behaviours as a set of consistent **& *persistent*** executions
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo, P, nvo \rangle$
 - Let $D \subseteq E$ be the set of *durable events*: events whose effect ***can reach*** NVM — model-specific
for Intel-x86: $D = W \cup U \cup FL \cup FO$



Declarative Consistency & Persistency Semantics

- ❖ Represent program behaviours as a set of consistent **& *persistent*** executions
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo, P, nvo \rangle$
 - Let $D \subseteq E$ be the set of *durable events*: events whose effect **can reach** NVM — model-specific
for Intel-x86: $D = W \cup U \cup FL \cup FO$





Declarative Consistency & Persistency Semantics

- ❖ Represent program behaviours as a set of consistent **& persistent** executions
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo, P, nvo \rangle$
 - Let $D \subseteq E$ be the set of *durable events*: events whose effect **can reach** NVM — model-specific
for Intel-x86: $D = W \cup U \cup FL \cup FO$
 - $P \subseteq D$ is the set of *persisted events*: events whose effect **have reached** NVM, s.t. $init \subseteq P$



Declarative Consistency & Persistency Semantics



- ❖ Represent program behaviours as a set of consistent **& *persistent*** executions
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo, P, nvo \rangle$
 - Let $D \subseteq E$ be the set of *durable events*: events whose effect **can reach** NVM — model-specific
for Intel-x86: $D = W \cup U \cup FL \cup FO$
 - $P \subseteq D$ is the set of *persisted events*: events whose effect **have reached** NVM, s.t. $init \subseteq P$



 : persisted event (in P)

Declarative Consistency & Persistency Semantics

- ❖ Represent program behaviours as a set of consistent **& persistent** executions
- ❖ An execution graph is a tuple: $\langle E, po, rf, mo, P, nvo \rangle$
 - Let $D \subseteq E$ be the set of *durable events*: events whose effect **can reach** NVM — model-specific
for Intel-x86: $D = W \cup U \cup FL \cup FO$
 - $P \subseteq D$ is the set of *persisted events*: events whose effect **have reached** NVM, s.t. $init \subseteq P$
 - $nvo \subseteq D \times D$ is the *non-volatile-order*: a strict (partial) order on D that is downward-closed on P :
if $(e, e') \in nvo$ and $e' \in P$, then $e \in P$



 : persisted event (in P)

Valid (Consistent & Persistent) Executions

- ✿ Intel-x86 consistency:

$$\text{rfi} \cup \text{moi} \cup \text{rbi} \subseteq \text{po}$$

irreflexive(**ob**) **ob**=(**ppo** ∪ **rfe** ∪ **moe** ∪ **rbe**)⁺
 |
 preserved program order
 (sloc or ✓ in table)

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

Valid (Consistent & Persistent) Executions



- ✿ Intel-x86 consistency:

$$\text{rfi} \cup \text{moi} \cup \text{rbi} \subseteq \text{po}$$

irreflexive(**ob**) **ob**=(**ppo** ∪ **rfe** ∪ **moe** ∪ **rbe**)⁺
 |
 preserved program order
 (sloc or ✓ in table)

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
A	Read	✓	✓	✓	✓	✓	✓	✓
B	Write	✗	✓	✓	✓	✓	sloc	✓
C	RMW	✓	✓	✓	✓	✓	✓	✓
D	mfence	✓	✓	✓	✓	✓	✓	✓
E	sfence	✗	✓	✓	✓	✓	✓	✓
F	flush_{opt}	✗	✗	✓	✓	✓	✗	sloc
G	flush	✗	✓	✓	✓	✓	sloc	✓

- ♣ Intel-x86 ***persistence*** (simplified):



 : persisted event (in $\mathcal{P}$)

Valid (Consistent & Persistent) Executions

- ❖ Intel-x86 consistency:

$$rfe \cup rbe \cup rbi \subseteq po$$



$$irreflexive(ob) \quad ob = (ppo \cup rfe \cup rbe \cup rbi)^+$$

| preserved program order
(sloc or ✓ in table)

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

- ❖ Intel-x86 **persistency** (simplified):

$$FL \cup \text{dom}(FO \xrightarrow{po} SF \cup MF \cup U) \subseteq P$$



i : persisted event (in P)

Valid (Consistent & Persistent) Executions

- ❖ Intel-x86 consistency:

$$rfe \cup mof \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (\text{ppo} \cup rfe \cup mof \cup rbe)^+$$



| preserved program order
(sloc or ✓ in table)

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

- ❖ Intel-x86 **persistency** (simplified):

$$\text{FL} \cup \text{dom}(\text{FO} \xrightarrow{po} \text{SF} \cup \text{MF} \cup \text{U}) \subseteq P$$

strong persists



i : persisted event (in P)

Valid (Consistent & Persistent) Executions

❖ Intel-x86 consistency:

$$rfe \cup mfe \cup rbe \subseteq po$$

$$irreflexive(ob) \quad ob = (\text{ppo} \cup rfe \cup mfe \cup rbe)^+$$

| preserved program order
(sloc or ✓ in table)



		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

❖ Intel-x86 **persistence** (simplified):

$$FL \cup \text{dom}(FO \xrightarrow{po} SF \cup MF \cup U) \subseteq P$$

strong persists

persist sequences



i : persisted event (in P)

Valid (Consistent & Persistent) Executions

- ❖ Intel-x86 consistency:

$$rfe \cup rbi \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (ppo \cup rfe \cup moe \cup rbe)^+$$



| preserved program order
(sloc or ✓ in table)

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

- ❖ Intel-x86 **persistency** (simplified):

$$FL \cup \text{dom}(FO \xrightarrow{po} SF \cup MF \cup U) \subseteq P$$

$$D \xrightarrow{ob \cap sloc} D \subseteq nvo$$



i : persisted event (in P)

Valid (Consistent & Persistent) Executions

- ❖ Intel-x86 consistency:

$$rfi \cup moi \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (\text{ppo} \cup rfe \cup moe \cup rbe)^+$$



| preserved program order
(sloc or ✓ in table)

		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

- ❖ Intel-x86 **persistency** (simplified):

$$FL \cup \text{dom}(FO \xrightarrow{po} SF \cup MF \cup U) \subseteq P$$

$$D \xrightarrow{ob \cap sloc} D \subseteq nvo$$



i : persisted event (in P)

Valid (Consistent & Persistent) Executions

- ❖ Intel-x86 consistency:

$$rfe \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (ppo \cup rfe \cup mof \cup rbe)^+$$

| preserved program order
(sloc or ✓ in table)



		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

- ❖ Intel-x86 **persistency** (simplified):

$$FL \cup \text{dom}(FO \xrightarrow{po} SF \cup MF \cup U) \subseteq P$$

$$D \xrightarrow{ob \cap sloc} D \subseteq nvo$$

$$(FO \cup FL) \xrightarrow{ob} D \subseteq nvo$$



i : persisted event (in P)

Valid (Consistent & Persistent) Executions

- ❖ Intel-x86 consistency:

$$rfi \cup moi \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (\text{ppo} \cup rfe \cup moe \cup rbe)^+$$

| preserved program order
(sloc or ✓ in table)



		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

- ❖ Intel-x86 **persistency** (simplified):

$$FL \cup \text{dom}(FO \xrightarrow{po} SF \cup MF \cup U) \subseteq P$$

$$D \xrightarrow{ob \cap sloc} D \subseteq nvo$$

$$(FO \cup FL) \xrightarrow{ob} D \subseteq nvo$$



i : persisted event (in P)

Valid (Consistent & Persistent) Executions

- ❖ Intel-x86 consistency:

$$rfe \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (ppo \cup rfe \cup mof \cup rbe)^+$$

| preserved program order
(sloc or ✓ in table)



		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

- ❖ Intel-x86 **persistency** (simplified):

$$FL \cup \text{dom}(FO \xrightarrow{po} SF \cup MF \cup U) \subseteq P$$

$$D \xrightarrow{ob \cap sloc} D \subseteq nvo$$

$$(FO \cup FL) \xrightarrow{ob} D \subseteq nvo$$



i : persisted event (in P)

Valid (Consistent & Persistent) Executions

- ❖ Intel-x86 consistency:

$$rfi \cup moi \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (\text{ppo} \cup rfe \cup moe \cup rbe)^+$$

| preserved program order
(sloc or ✓ in table)



		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

- ❖ Intel-x86 **persistency** (simplified):

$$FL \cup \text{dom}(FO \xrightarrow{po} SF \cup MF \cup U) \subseteq P$$

$$D \xrightarrow{ob} D \subseteq nvo$$

$$(FO \cup FL) \xrightarrow{ob} D \subseteq nvo$$



i : persisted event (in P)

Valid (Consistent & Persistent) Executions

- ❖ Intel-x86 consistency:

$$rfe \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (\text{ppo} \cup rfe \cup moe \cup rbe)^+$$

| preserved program order
(sloc or ✓ in table)



		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

- ❖ Intel-x86 **persistence** (simplified):

$$FL \cup \text{dom}(FO \xrightarrow{po} SF \cup MF \cup U) \subseteq P$$

$$D \xrightarrow{ob} D \subseteq nvo$$

$$(FO \cup FL) \xrightarrow{ob} D \subseteq nvo$$



i : persisted event (in P)

Valid (Consistent & Persistent) Executions

- ❖ Intel-x86 consistency:

$$rfi \cup moi \cup rbi \subseteq po$$

$$irreflexive(ob) \quad ob = (\text{ppo} \cup rfe \cup moe \cup rbe)^+$$

| preserved program order
(sloc or ✓ in table)



		Later in Program Order						
		1	2	3	4	5	6	7
		Read	Write	RMW	mfence	sfence	flush_{opt}	flush
Earlier in Program Order	A	Read	✓	✓	✓	✓	✓	✓
	B	Write	✗	✓	✓	✓	sloc	✓
	C	RMW	✓	✓	✓	✓	✓	✓
	D	mfence	✓	✓	✓	✓	✓	✓
	E	sfence	✗	✓	✓	✓	✓	✓
	F	flush_{opt}	✗	✗	✓	✓	✗	sloc
	G	flush	✗	✓	✓	✓	sloc	✓

- ❖ Intel-x86 **persistency** (simplified):

$$FL \cup \text{dom}(FO \xrightarrow{po} SF \cup MF \cup U) \subseteq P$$

$$D \xrightarrow{ob} D \subseteq nvo$$

$$(FO \cup FL) \xrightarrow{ob} D \subseteq nvo$$



x86-valid execution

i : persisted event (in P)

4. Other hardware persistency models

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency
- ▶ Operational model: promising semantics by Kang et al.

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency
- ▶ Operational model: promising semantics by Kang et al.
- ▶ Declarative model: by Pulte et al. — defines the **ob** relation

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency
- ▶ Operational model: promising semantics by Kang et al.
- ▶ Declarative model: by Pulte et al. — defines the `ob` relation

❖ ARMv8 **Persistency**

- ▶ Weak explicit persists: `DC CVAP x` — analogous to `clflushopt x`

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency
- ▶ Operational model: promising semantics by Kang et al.
- ▶ Declarative model: by Pulte et al. — defines the `ob` relation

❖ ARMv8 **Persistency**

- ▶ Weak explicit persists: `DC CVAP x` — analogous to `clflushopt x`
- ▶ Persist sequences: `DC CVAP x; DSB SY` — `DSB SY` is a strong fence (analogous to `mfence`)

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency
- ▶ Operational model: promising semantics by Kang et al.
- ▶ Declarative model: by Pulte et al. — defines the `ob` relation

❖ ARMv8 **Persistency**

- ▶ Weak explicit persists: `DC CVAP x` — analogous to `clflushopt x`
- ▶ Persist sequences: `DC CVAP x; DSB SY` — `DSB SY` is a strong fence (analogous to `mfence`)
- ▶ Operational model: an extension of promising semantics by Cho et al. [5]

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency
- ▶ Operational model: promising semantics by Kang et al.
- ▶ Declarative model: by Pulte et al. — defines the `ob` relation

❖ ARMv8 **Persistency**

- ▶ Weak explicit persists: `DC CVAP x` — analogous to `clflushopt x`
- ▶ Persist sequences: `DC CVAP x; DSB SY` — `DSB SY` is a strong fence (analogous to `mfence`)
- ▶ Operational model: an extension of promising semantics by Cho et al. [5]
- ▶ Declarative model: by Raad et al. [4], and Cho et al. [5] — (simplified)

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency
- ▶ Operational model: promising semantics by Kang et al.
- ▶ Declarative model: by Pulte et al. — defines the `ob` relation

❖ ARMv8 **Persistency**

- ▶ Weak explicit persists: `DC CVAP x` — analogous to `clflushopt x`
- ▶ Persist sequences: `DC CVAP x; DSB SY` — `DSB SY` is a strong fence (analogous to `mfence`)
- ▶ Operational model: an extension of promising semantics by Cho et al. [5]
- ▶ Declarative model: by Raad et al. [4], and Cho et al. [5] — (simplified)

ARMv8 Persistency

Intel-x86 Persistency

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency
- ▶ Operational model: promising semantics by Kang et al.
- ▶ Declarative model: by Pulte et al. — defines the **ob** relation

❖ ARMv8 **Persistency**

- ▶ Weak explicit persists: **DC CVAP x** — analogous to **clflushopt x**
- ▶ Persist sequences: **DC CVAP x; DSB SY** — **DSB SY** is a strong fence (analogous to **mfence**)
- ▶ Operational model: an extension of promising semantics by Cho et al. [5]
- ▶ Declarative model: by Raad et al. [4], and Cho et al. [5] — (simplified)

ARMv8 Persistency

$$\text{dom}(\text{DC_CVAP} \xrightarrow{\text{po}} \text{DSB_SY}) \subseteq P$$

Intel-x86 Persistency

$$\text{FL} \cup \text{dom}(\text{FO} \xrightarrow{\text{po}} \text{SF} \cup \text{MF} \cup \text{U}) \subseteq P$$

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency
- ▶ Operational model: promising semantics by Kang et al.
- ▶ Declarative model: by Pulte et al. — defines the **ob** relation

❖ ARMv8 **Persistency**

- ▶ Weak explicit persists: **DC CVAP x** — analogous to **clflushopt x**
- ▶ Persist sequences: **DC CVAP x; DSB SY** — **DSB SY** is a strong fence (analogous to **mfence**)
- ▶ Operational model: an extension of promising semantics by Cho et al. [5]
- ▶ Declarative model: by Raad et al. [4], and Cho et al. [5] — (simplified)

ARMv8 Persistency

$$\text{dom}(\text{DC_CVAP} \xrightarrow{\text{po}} \text{DSB_SY}) \subseteq P$$

$$D \xrightarrow{\text{ob} \cap \text{sloc}} D \subseteq \text{nvo}$$

Intel-x86 Persistency

$$\text{FL} \cup \text{dom}(\text{FO} \xrightarrow{\text{po}} \text{SF} \cup \text{MF} \cup \text{U}) \subseteq P$$

$$D \xrightarrow{\text{ob} \cap \text{sloc}} D \subseteq \text{nvo}$$

ARMv8 Consistency & Persistency Models

❖ ARMv8 **Consistency**

- ▶ A complex model; much weaker than Intel-x86 consistency
- ▶ Operational model: promising semantics by Kang et al.
- ▶ Declarative model: by Pulte et al. — defines the **ob** relation

❖ ARMv8 **Persistency**

- ▶ Weak explicit persists: **DC CVAP x** — analogous to **clflushopt x**
- ▶ Persist sequences: **DC CVAP x; DSB SY** — **DSB SY** is a strong fence (analogous to **mfence**)
- ▶ Operational model: an extension of promising semantics by Cho et al. [5]
- ▶ Declarative model: by Raad et al. [4], and Cho et al. [5] — (simplified)

ARMv8 Persistency

$$\text{dom}(\text{DC_CVAP} \xrightarrow{\text{po}} \text{DSB_SY}) \subseteq P$$

$$D \xrightarrow{\text{ob} \cap \text{sloc}} D \subseteq \text{nvo}$$

$$(\text{DC_CVAP}) \xrightarrow{\text{ob}} D \subseteq \text{nvo}$$

Intel-x86 Persistency

$$\text{FL} \cup \text{dom}(\text{FO} \xrightarrow{\text{po}} \text{SF} \cup \text{MF} \cup \text{U}) \subseteq P$$

$$D \xrightarrow{\text{ob} \cap \text{sloc}} D \subseteq \text{nvo}$$

$$(\text{FL} \cup \text{FO}) \xrightarrow{\text{ob}} D \subseteq \text{nvo}$$

5. Further Reading

A. Intel-x86 / TSO Persistency Models

- [1] *Persistence Semantics for Weak Memory: Integrating Epoch Persistency with the TSO Memory Model*
Azalea Raad, Viktor Vafeiadis
- [2] *Persistency Semantics of the Intel-x86 Architecture*
Azalea Raad, John Wickerson, Gil Neiger, Viktor Vafeiadis
- [3] *Taming x86-TSO Persistency*
Artem Khyzha, Ori Lahav

B. ARMv8 Persistency Models

- [4] *Weak Persistency Semantics from the Ground Up: Formalising the Persistency Semantics of ARMv8 and Transactional Models*
Azalea Raad, John Wickerson, Viktor Vafeiadis
- [5] *Revamping Hardware Persistency Models: View-Based and Axiomatic Persistency Models for Intel-x86 and Armv8*
Kyeongmin Cho, Sung-Hwan Lee, Azalea Raad, Jeehoon Kang

C. Persistent Verification

- [6] *Linearizability of Persistent Memory Objects Under a Full-System-Crash Failure Model*
Joseph Izraelevitz, Hammurabi Mendes, Michael L. Scott
- [7] *Persistent Owicki-Gries Reasoning: A Program Logic for Reasoning about Persistent Programs on Intel-x86*
Azalea Raad, Ori Lahav, Viktor Vafeiadis
- [8] *Defining and Verifying Durable Opacity: Correctness for Persistent Software Transactional Memory*
Eleni Bila, Simon Doherty, Brijesh Dongol, John Derrick, Gerhard Schellhorn, Heike Wehrheim
- [9] *PerSeVerE: Persistency Semantics for Verification under Ext4*
Michalis Kokologiannakis, Ilya Kaisin, Azalea Raad, Viktor Vafeiadis
- [10] *Deciding reachability under persistent x86-TSO*
Parosh Aziz Abdulla, Mohamed Faouzi Atig, Ahmed Bouajjani, K. Narayan Kumar, Prakash Saivasan